

2020 IEEE 15th International Conference on
Solid-State and Integrated Circuit Technology

ICSICT-2020

Final Program

Nov. 3- Nov. 6, 2020, Kunming, China



2020 IEEE 15th International Conference on Solid-State and Integrated Circuit Technology

Nov. 3- Nov. 6, 2020, Kunming, China

<http://www.icsict.com>

Sponsored by
IEEE Beijing Section

Co-Sponsored by
Fudan University
Peking University
Yunnan niversity

Organized by
Fudan University

Supported by
IEEE, EDS
IEEE,SSCS
Tektronix, Inc.
ProPlus Design Solutions, Inc.C
Vena High Technology Co.,Ltd
AMEDAC
Yingbo Science & Instrument
National Natural Science Foundation of China

Contents

| | |
|--|--|
| Tutorials | |
| Paper Presentation Information..... | |
| Technical Sessions | |
| Keynote Session 1 | |
| Keynote Session 2..... | |
| Session A1 SOC 1(ROOM A) | |
| Session B1 Analog Circuit 1(ROOM B)..... | |
| Session C1 Process Technology 1(ROOM C) | |
| Session D1 Device Technology 1(ROOM D)..... | |
| Session E1 Focus session(ROOM E)..... | |
| Session A2 SoC 2(ROOM A) | |
| Session B2 Analog Circuit 2(ROOM B)..... | |
| Session C2 Process Technology 2(ROOM C) | |
| Session D2 Device Technology 2(ROOM D)..... | |
| Session E2 Focus session(ROOM E)..... | |
| Keynote Session 3..... | |
| Special Session A3 AI Circuit & System 1(ROOM A) | |
| Session B3 AI Analog Circuit 3(ROOM B) | |
| Session C3 Compound & Organic devices 1(ROOM C)..... | |
| Session D3 Device Technology 3(ROOM D)..... | |
| Session E3 Special session 1(ROOM E)..... | |
| Session B4 Analog Circuit 4(ROOM B)..... | |
| Session C4 Compound & Organic devices 2(ROOM C)..... | |
| Session D4 Photoelectron and TFT 1(ROOM D) | |
| Session E4 Special session 2(ROOM E)..... | |
| Special Session A5 Digital Circuit(ROOM A) | |
| Session B5 RF Circuit 1(ROOM B) | |
| Session C5 Photoelectron and TFT 2(ROOM C) | |
| Session D5 Power Device and Reliability 1(ROOM D)..... | |
| Session E5 AI and IoT (Process & Device)(ROOM E)..... | |
| Session Poster Session II circuit design | |
| Panel Session | |
| Session A6 Clock Circuit (ROOM A) | |
| Session B6 RF Circuit 2 (ROOM B) | |
| Session C6 Power Device and Reliability (ROOM C) | |
| Session D6 Memory Technology (ROOM D) | |
| Session A7 EDA 1 (ROOM A)..... | |
| Session B7 Data Converter 1 (ROOM B)..... | |
| Session C7 MEMS and Sensors (ROOM C)..... | |
| Session D7 Memory Technology (ROOM D) | |
| Session A8 EDA 2 (ROOM A)..... | |
| Session B8 Data Converter 2 (ROOM B)..... | |
| Session C8 Device Simulation and Modeling (ROOM C) | |
| Session D8 Device Simulation and Modeling (ROOM D)..... | |
| Session Poster Session III circuit design..... | |
| Paper Code Index Table(//) | |
| Conference Rooms..... | |

Tutorials

09:00-10:30, Nov. 3, 2020

T-1 Electrostatic Discharge Design for Digital, Analog and Radio Frequency (RF) Applications

Dr. Steven Voldman , Comcast, USA

10:45-12:15, Nov. 3, 2020

T-2 CMOS Transceiver Realizing Terahertz Wireless Communication, The Key Technology of Beyond 5G

Prof. Minoru Fujishima, Graduate School of Advanced Sciences of Matter, Hiroshima University, Japan

14:00-15:30, Nov. 3, 2020

T-3 Fabrication and Applications of Bulk and SOI FinFETs

Dr. Rita Rooyackers ClaRoo, Leuven, Belgium

15:45-17:15, Nov. 3, 2020

T-4 Physical Hardware Attacks with Machine Learning

Prof. Bah-Hwee Gwee, NTU, Singapore

ICSICT 2020 Technical Program Overview

| Date | Time | Room (A) | Room (B) | Room (C) | Room (D) | Room (E) |
|-----------------------|--|--|--------------------------------|--------------------------------|------------------------------|-------------------------------|
| Nov.3 | 9:00-12:15 | Tutorial Session T1 & T2 | | | | |
| | 14:00-17:15 | Tutorial Session T3 & T4 | | | | |
| Nov.4 | 8: 30-9: 00 | Opening | | | | |
| | 9: 00-10: 30 | Keynote Session K1-1 & K1-2 | | | | |
| | 10: 45-12: 15 | Keynote Session K2-1 & K2-2 | | | | |
| | 13: 30-15: 30 | Session A1 | Session B1 | Session C1 | Session D1 | Session E1 |
| | | SoC 1 | Analog Circuit 1 | Process technology | Device Technology | Focus session |
| | 15: 45-17: 45 | Session A2 | Session B2 | Session C2 | Session D2 | Session E2 |
| | | SoC 2 | Analog Circuit 2 | Process technology | Device Technology | Focus session |
| 17: 45-18: 45 | Poster Session I device & process | | | | | |
| Nov.5 | 8: 30-10: 00 | Keynote Session K3-1 & K3-2 | | | | |
| | 10: 15-12: 15 | Special Session A3 | Session B3 | Session C3 | Session D3 | Session E3 |
| | | AI Circuit & System 1 | Analog Circuit 3 | Compound & Organic devices | Device Technology | Special session |
| | 13: 30-15: 30 | Special Session A4 | Session B4 | Session C4 | Session D4 | Session E4 |
| AI Circuit & System 2 | | Analog Circuit 4 | Compound & Organic devices | Photoelectron and TFT | Special session | |
| Nov.5 | 15: 45-17: 45 | Special Session A5 | Session B5 | Session C5 | Session D5 | Session E5 |
| | | Digital Circuit | RF Circuit 1 | Photoelectron and TFT | Power Device and Reliability | AI and IoT (Process & Device) |
| | 17: 45-18: 45 | Poster Session II circuit design | | | | |
| Nov.6 | 8: 30-10: 00 | Panel Discussion Session Chair : | | | | |
| | 10: 15-12: 15 | Session A6 | Session B6 | Session C6 | Session D6 | |
| | | Clock Circuit | RF Circuit 2 | Power Device and Reliability | Memory Technology | |
| | 13: 30-15: 30 | Session A7 | Session B7 | Session C7 | Session D7 | |
| | | EDA 1 | Data Converter 1 | MEMS and Sensors | Memory Technology | |
| | 15: 45-17: 45 | Session A8 | Session B8 | Session C8 | Session D8 | |
| 17: 45-18: 45 | EDA 2 | Data Converter 2 | Device Simulation and Modeling | Device Simulation and Modeling | | |
| | 17: 45-18: 45 | Poster Session III circuit design | | | | |

Paper Presentation Information

The 2020 IEEE ICSICT will have oral and poster sessions. All the papers included in the conference program should be presented in English by one of the authors at the arranged session.

1. Oral Presentation

Presentation time:

Invited paper (30 minutes): 30 min talk in video

Regular paper (15 minutes): 15 min talk in video

30min upload video is required.

2. Poster Presentation

Poster size: 120 cm (high) × 100 cm (wide); 5-10min talk in video

Poster Session 1:

Presentation time: 17:45-18:45 on Nov. 4, 2020.

Display time: 8:30-18:45 on Nov. 4, 2020.

Poster Session 2:

Presentation time: 17:45-18:45 on Nov. 5, 2020.

Display time: 8:30-18:45 on Nov. 5, 2020.

Poster Session 3:

Presentation time: 17:45-18:45 on Nov. 6, 2020.

Display time: 8:30-18:45 on Nov. 6, 2020.

Technical Sessions

Keynote Session 1

Session Chair: Prof. Ru Huang (Peking University, China)

- 09:00** **K1-1** **Enabling 5G and EDGE AI advances in slowing Moore's Law era**
Nov.4 **(Invited)** Dr. Chidi Chidambaram
VP of Qualcomm, USA
- 09:45** **K1-2** **Technology Innovations: DRAM, NAND & Emerging Memory**
Nov.4 **(Invited)** Dr. Jeongdong Choe
Senior Technical Fellow at TechInsights, Canada (Abstract)

Keynote Session 2

Session Chair: Prof. Wei Zhang (Fudan University, China)

- 10:45** **K2-1** **Negative Capacitance in Ferroelectric-Gated MOSFETs: Is It Science Fact or Science Fiction?**
Nov.4 **(Invited)** Prof. T.P. Ma
Yale University, USA
- 11:30** **K2-2** **Role of Implant and BASN Technologies in Enabling a Global-scale Deployment of Future Sensor-rich Telemedicine Paradigm**
Nov.4 **(Invited)** Prof. Habib F Rashvand
Warwick University, UK

Session A1 SOC 1(ROOM A)

Session Chair: Prof. J.F Kang (Peking University, China)

- 13:30** **A1-1** **Feeding Computation Units As Needed**
Nov.4 **(Invited)** Yaohua Wang
School of Computer Science, National University of Defense Technology, Changsha, China
- 14:00** **A1-2** **SPAD Properties and the Implications on Signal Processing for SPAD-based LiDARs**
Nov.4 **(Invited)** Tzu-Hsien Sang^{1*}, TsungPo Yu¹, and Ning-Kai Yang¹
¹Institute of Electronics, National Chiao Tung University, Hsin-Chu, Taiwan
- 14:30** **A1-3** **HPME: A High-Performance Hardware Memory Encryption Engine Based on RISC-V TEE**
Nov.4 Tianyu Yin¹, Guozhu Xin¹, Jun Han¹
¹State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
- 14:45** **A1-4** **Research and Development of QR Code Steganography Based on JSteg Algorithm in DCT Domain**
Nov.4 Yanfei Sun¹, Mengyuan Yu¹, Junyu, Wang^{1,2*}
¹State Key Laboratory of ASIC&System, Fudan University, Shanghai, China; ²Zhuhai Fudan Innovation Institute, Zhuhai Guangdong, China
- 15:00** **A1-5** **Multi-channel signal processing heterogeneous microsystem based on FPGA and Application Processor**
Nov.4 Fan Chang, Jun Cheng, Jianling Yang, Hanting Huang, Kuizhi Mei*

| | | |
|-------|------|--|
| 15:15 | A1-6 | A Novel Shortest-distance Path-based Multicast Routing Algorithm for Network-on-Chips |
| Nov.4 | | Yong Qin, Yi Liu*, Changqin Xu, Xiaodong Wen Department of Microelectronics, Xidian University, Xian, China |

Session B1 Analog Circuit 1(ROOM B)

Session Chair: Haruo Kobayashi (Gunma University, Japan)

| | | |
|-------|-----------|--|
| 13:30 | B1-1 | High Voltage CMOS Bidirectional Current Sensor for Battery Monitoring in Portable Devices |
| Nov.4 | (Invited) | Chua-Chin Wang ¹ , Pang-Yen Lou ¹ , Zong-You Hou ¹ , Hsiu-Chun Tsai ¹ , Yi-Jen Chiu ¹ , Yu-Cheng Lin ² ¹ National Sun Yat-Sen Univ. Kaohsiung, Taiwan; ² National Cheng Kung Univ. Tainan, Taiwan |
| 14:00 | B1-2 | A wideband transimpedance amplifier with tee network topology |
| Nov.4 | | Rui Yang, Shao-Wei Zhen*, You-Run Zhang, Yi-Qiang Zhao, Xiao Yang, Bo Zhang School of Electronic Science and Engineering (National Exemplary School of Microelectronics), University of Electronic Science and Technology of China, Chengdu 610054, China; State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China |
| 14:15 | B1-3 | A 1V Supply, 81nW, 800mv Bandgap Reference Voltage Circuit for Low Power Devices |
| Nov.4 | | Peng Cao, Zhiliang Hong* State Key Laboratory of ASIC and System, Fudan University, Shanghai, China |
| 14:30 | B1-4 | High Precision Voltage Monitoring Technology for Multi-cell Battery Management System |
| Nov.4 | | Li-Qing, Guo-Zhong Jie*, Chen-Hao, He-Shuai Department of Electronic Engineering, Xi'an University of Technology, Xi'an, Shanxi, China |
| 14:45 | B1-5 | A Self-Clocked Digital Low-Dropout Regulator with Dual Bisection Method Tuning |
| Nov.4 | | Tiantian Mao, Da Li, Libo Qian* Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China |
| 15:00 | B1-6 | Research on Low Power Constant Transconductance Rail-to-Rail Operational Amplifier Technology |
| Nov.4 | | HE Shuai, GUO Zhongjie*, ZHENG Xiaoyi, CHEN Hao, LI Qing Department of Electronics, School of Automation and Information Engineering, Xi'an University of Technology, Xi'an, China |
| 15:15 | B1-7 | A Low-Power 16-Channel SiPM Readout Front-end with a Shared SAR ADC in 180 nm CMOS |
| Nov.4 | | Yuxuan Tang ¹ , Runxi Zhang ² , and Jinghong Chen ¹ ¹ Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77204, USA; ² Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China |

Session C1 Process Technology 1(ROOM C)

Session Chair: Dr. Qiang Wu (ICRD)

| | | |
|-------|-----------|--|
| 13:30 | C1-1 | 3D Nanocarbon Interconnects |
| Nov.4 | (Invited) | Changjian Zhou ¹ and Cary Y. Yang ² ¹ School of Microelectronics, South China University of Technology, Guangzhou, China; ² Center for Nanostructures, Santa Clara University, Santa Clara, CA, USA |
| 14:00 | C1-2 | Studying the Reliability of Ge nFinFETs by the Normalized Input-referred Voltage Noise |
| Nov.4 | (Invited) | Duan Xie ^{1,2} , Eddy Simoen ^{2*} , Hiroaki Arimura ² ¹ School of Electronic Engineering School of Electronic Engineering, Xi'an University of Posts &Telecommunications, Xi'an, China; ² imec, B-3001 Leuven, Belgium |
| 14:30 | C1-3 | Interconnect Structures for Reducing Intra-Layer Metal-to-Metal Capacitances |
| Nov.4 | (Invited) | Clarissa Prawoto, Ying Xiao, and Mansun Chan* Department of Electronic and Computer Engineering, the Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong SAR, P. R. China |
| 15:00 | C1-4 | Evaluation of Cu/Graphene Integration Schemes for Its Application on CMOS BEOL Interconnect |
| Nov.4 | | Xiaoxu Kang* ¹ , Zhengxi Cheng ² , Qingyun Zuo ¹ , Weijun Wang ¹ , Ruoxi Shen ¹ , Xiaolan Zhong ¹ , Zhangfa Chen ¹ , Shoumian Chen ¹ , Yuhang Zhao ¹ ¹ Process Technologies Department, Shanghai IC R&D Center, ICRD, Shanghai, China; ² Key Laboratory of Infrared Materials and Detectors, Shanghai Institute of Technical Physics, Chinese Academy of Sciences, Shanghai, China |

Session D1 Device Technology 1(ROOM D)

Session Chair: Prof. Cor Claeys (KU Leuven, Belgium)

| | | |
|-------|-----------|--|
| 13:30 | D1-1 | Advanced Spin Orbit Torque Magnetic Random Access Memory with Field-Free Switching Schemes |
| Nov.4 | (Invited) | Chao Wang ^{1,2} , Zhaohao Wang ^{1,3,4*} , Shouzhong Peng ^{1,3,4} , Youguang Zhang ^{1,2} , Weisheng Zhao ^{1,3,4} ¹ Fert Beijing Research Institute, Beihang University, Beijing, China; ² School of Electronics and Information Engineering, Beihang University, Beijing, China; ³ School of Microelectronics, Beihang University, Beijing, China; ⁴ Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University, Beijing, China |
| 14:00 | D1-2 | Status and trends in nanoscale CMOS and Beyond-CMOS |
| Nov.4 | (Invited) | Francis Balestra Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France |
| 14:30 | D1-3 | Cryogenic Characterization of Nano-scale Bulk FinFETs |
| Nov.4 | | Lin-Jie Fan ¹² , Jin-Shun Bi ^{12*} , Xue Fan ^{3*} , Gao-Bo Xu ¹² , Yan-Nan Xu ¹² , Kai Xi ¹ , and Zhan-gang Zhang ⁴ ¹ Institute of Microelectronics, Chinese Academy of Sciences, Beijing; ² University of Chinese Academy of Sciences, Beijing; ³ School of Electrical Engineering, Chengdu Technological University, Chengdu; ⁴ Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou |
| 14:45 | D1-4 | Unijunction Transistor on Silicon-On-Insulator Substrate |
| Nov.4 | | YX. Chen ¹ , J. Liu ¹ , K. Xiao ¹ , A. Zaslavsky ² , S. Cristoloveanu ³ , FY. Liu ^{4*} , BH. Li ^{4*} , B. Li ⁴ and J. Wan ^{1*} ¹ State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China; ² Department of Physics and School of Engineering, Brown |

University, Providence, RI 02912, USA; ³IMEP-LAHC, INP-Grenoble/Minatoc, CS 50257, Grenoble 38016, France; ⁴Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China

- 15:00 D1-5 **A Novel HSPICE Model for Dual-Threshold Independent-Gate TFET**
Nov.4 Zihao Zhang, Jianping Hu*
Faculty of Information Science and Technology, Ningbo University, Ningbo, China
- 15:15 D1-6 **Impact of Process Variability on Threshold Voltage in JLAM-VSN-FET**
Nov.4 Hao-feng Jiang, Cong Li*, Jia-min Guo, Fei-chen Liu, Zeng-guang Guo, Yi-qi Zhuang
School of Microelectronics, Xidian University, Xi'an, China

Session E1 Focus session(ROOM E)

Session Chair: Prof. Feng Miao (Nanjing University, China)

- 13:30 E1-1 **Advanced nanoelectronic characterization of materials and devices by conductive atomic force microscopy**
Nov.4 (Invited) Mario Lanza^{1*}
¹Institute of Functional Nano and Soft Materials (FUNSOM), Collaborative Innovation Center of Suzhou Nanoscience & Technology, Soochow University, Suzhou, China
- 14:00 E1-2 **Polarization-Sensitive Photodetectors based on 2D Layered Semiconductors**
Nov.4 (Invited) Zhongming Wei
Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China
- 14:30 E1-3 **Ferroelectric Field Effect Transistor for Low Power Applications**
Nov.4 (Invited) Q. Huang*, M. Yang, J. Luo, H. Wang, C. Chen and R. Huang
Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, National Key Laboratory of Science and Technology on Micro/Nano Fabrication, Beijing, China
- 15:00 E1-4 **Transiently chaotic simulated annealing based on intrinsic nonlinearity of memristors for efficient solution of optimization problems**
Nov.4 (Invited) Yuchao Yang
Peking University

Session A2 SoC 2(ROOM A)

Session Chair: Prof. Yaohua Wang (National University of Defense Technology, China)

- 15:30 A2-1 **Design of a Low Power and High Efficiency Integrated System for Accurate Measurement of Blood Pressure of Human Body**
Nov.4 (Invited) Liubin Li, Song Ma, Feng Zou, Yuhua Cheng*
Shanghai Research Institute of Microelectronics (SHRIME), Peking University, Shanghai, China; School of Electronics Engineering and Computer Science, Peking University, Beijing, China; Haian Innovation Center of Integrated Circuit Technologies, Haian, China
- 16:00 A2-2 **A New Design Approach of SoP and Its Design Flow**
Nov.4 Xiao-Dong Weng*, Yi Liu, Ling-Yi Fan, Yin-Tang Yang
School of Microelectronics, Xidian University, Xi'an, China
- 16:15 A2-3 **A 0.3-V 10-nW Rail-To-Rail OTA with Bulk-Driven Low-Impedance Compensation for Energy-Scavenging IoT Sensors**
Nov.4 Siwan Dong^{1*}, Yu Wang², Xingyuan Tong¹, Cong Liu¹, Yarong Wang¹

¹School of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an, China; ²Department of Electrical Engineering, Wright State University, Dayton, OH 45435, USA

- 16:30** **A2-4** **An Improved Design of Hybrid Integrated Voltage Regulator Based on DLDO and SCVR**
Nov.4 Yuanchen Qu and Pingqiang Zhou
School of Information Science and Technology Shanghai University Shanghai, China
- 16:45** **A2-5** **Dual-Source Energy Harvester with MPPT Technology based on Double Stack Resonance**
Nov.4 Keke Wang, Xiudeng Wang, Yinshui Xia*
Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China
- 17:00** **A2-6** **Analysis and optimization for Coil Misalignment in wireless power transfer**
Nov.4 Yong Shi, Xiaohang Wang, Libo Qian*
Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China
- 17:15** **A2-7** **An Ultra-Low-Voltage Single-Phase Adaptive Pulse Latch with Redundant Toggling Elimination**
Nov.4 Yingna Huang and Hailong Jiao
School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China

Session B2 Analog Circuit 2(ROOM B)

Session Chair: Prof. Chua-Chin Wang (National Sun Yat-Sen University, Taiwan/China)

- 15:30** **B2-1** **Analog/Mixed-Signal Circuit Testing Technologies in IoT Era**
Nov.4 (Invited) Haruo Kobayashi^{1*}, Anna Kuwana¹, Jianglin Wei¹, Yujie Zhao¹, Shogo Katayama¹, Tran Minh Tri¹, Manato Hirai¹, Takayuki Nakatani¹, Kazumi Hatayama¹, Keno Sato², Takashi Ishida², Toshiyuki Okamoto², Tamotsu Ichikawa²
¹Division of Electronics and Informatics, Gunma University, 1-5-1 Tenjin-cho Kiryu, 376-8515, Japan; ²ROHM Semiconductor, 2-4-8 Shin-Yokohama, Mimato-Kita-Ku, Yokohama 222-8575, Japan
- 16:00** **B2-2** **A Two-ASIC Front-End for MEMS Accelerometers**
Nov.4 Min Qi^{1,2*}, Chun-feng Bai³, Yang Wang³, Dong-hai Qiao¹
¹Institute of Acoustics, Chinese Academy of Sciences, Beijing, 100190, China;²University of Chinese Academy of Sciences, Beijing, China; ³Soochow University, Suzhou, China
- 16:15** **B2-3** **A 10mV Input, 93.6% Peak Efficiency Three-mode Boost Converter for Thermoelectric Energy Harvesting**
Nov.4 Yihe Xing¹, Lianxi Liu^{1,2*}
¹School of Microelectronics, Xidian University, Shaanxi 710071, China;² Shaanxi Key Lab of Integrated Circuits and Systems, Xidian University, Xi'an, China
- 16:30** **B2-4** **A Photovoltaic and Thermal Energy Combining Harvesting Interface Circuit with MPPT and Single Inductor**
Nov.4 Peichao Zhang¹, Lianxi Liu^{1,2*}
¹School of Microelectronics, Xidian University, Shaanxi, China; ²Shaanxi Key Lab of Integrated Circuits and Systems, Xidian University, Xi'an, China
- 16:45** **B2-5** **A Zero-Crossing Detection Circuit for Energy Harvesting**

Nov.4 Zhang Zhang¹ Tang Zechen¹ Hu Wei¹ Xie Guangjun¹ Liu Gang² Cheng Xin^{1*}
¹School of Electronics Science and Applied Physics, Hefei University of Technology, Hefei, China; ²School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China

17:00 B2-6 **A PVT-Robust Transimpedance Amplifier for Ultra-Low Current Sensing**
Nov.4 Hua-ping Chen, Lei Zhang*, and Yan Wang
Institute of Microelectronics, Tsinghua University, Beijing, China

17:15 B2-7 **A Right-Half-Plane Zero-Free Single-Inductor Dual-Output Boost Converter with 92.44% Peak efficiency and Fast Transient Response**
Nov.4 Zhiguo Tong, Peng Cao, Xueli Zhang, Zhiliang Hong*
State Key Laboratory of ASIC & System, Fudan University, Shanghai, China

Session C2 Process Technology 2(ROOM C)

Session Chair: Prof. Cary Yang (Santa Clara University, USA)

15:30 C2-1 **The Evolution of Photolithography Technology, Process Standards, and Future Outlook**
Nov.4 (Invited) Qiang Wu^{1*}, Yanli Li, and Yuhang Zhao
¹Shanghai IC R&D Center, 497 Gaosi Road, Zhangjiang Hi-Tech Park, Shanghai, PR China

16:00 C2-2 **A brief review of source/drain engineering in CMOS technology and future outlook**
Nov.4 (Invited) Yiqun Liu^{*1}, Qingqing Wu, Jianjun Zhu, Qiang Wu, and Shoumian Chen
¹Shanghai IC R&D Center, 497 Gaosi Road, Zhangjiang Hi-Tech Park, Shanghai, PR China

16:30 C2-3 **Low Bonding Temperature Development for High Throughput 3D Heterogeneous Integration Platform**
Nov.4 (Invited) Han-Wen Hu, and Kuan-Neng Chen
Department of Electronics Engineering, National Chiao Tung University

17:00 C2-4 **The Soft X-Ray Lithography Performance under Typical Single-digit nm Logic Design Rules, Including Stochastics and Defectivity**
Nov.4 Yanli Li^{1*}, Qiang Wu¹, Shoumian Chen
¹497 Gaosi Road, Shanghai IC R&D Center, Shanghai, China

17:15 C2-5 **Wireless data and power transfer in 3-D integration**
Nov.4 Xiaohang Wang, Yong Shi, Libo Qian*
Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China

17:30 C2-6 **Electromigration Reliability of a Complex through Silicon via Structure**
Nov.4 Mengrong Zhang*, Enming Shang, Hong Lin, Shaojian Hu
SHANGHAI IC R&D CENTER, 497 Gaosi Road, Zhangjiang Hi-Tech Park, Shanghai, China

Session D2 Device Technology 2(ROOM D)

Session Chair: Prof. Runsheng Wang (Peking University, China)

15:30 D2-1 **Light-stimulated artificial synapse based on Schottky barrier modulated CVD MoS₂ transistors**
Nov.4 (Invited) Qianlan Hu and Yanqing Wu^{1,2*}

¹Institute of Microelectronics and Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China; ²Wuhan National High Magnetic Field Center and School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China

- 16:00** **D2-2** **Technology Impact on the Low Frequency Noise of Si and Si/SiGe Superlattice Input-Output FinFETs**
 Nov.4 **(Invited)** Cor Claeys^{1*}, Geert Hellings², Hiroaki Arimura², Bertrand Parvais², Lars-Åke Ragnarsson², Harold Dekkers², Tom Schram², Dimitri Linten², Naoto Horiguchi², Eddy Simoen², Dimitri Boudier³ and Bogdan Cretu³
¹EE Dept., KU Leuven, Leuven, Belgium; ²Imec, Leuven, Belgium; ³ENSICAEN, UNICAEN, CNRS, GREYC, University of Caen, Caen, France
- 16:30** **D2-3** **A Graphene Base Transistor for Potential Terahertz Application**
 Nov.4 Chi Liu¹, Wei Ma^{1,2}, Maolin Chen^{1,2}, Wencai Ren^{1,2}, Dongming Sun^{1,2*}
¹Shenyang National Laboratory for Materials Science, Institute of Metal Research, Chinese Academy of Sciences, 72 Wenhua Road, Shenyang, China; ²School of Materials Science and Engineering, University of Science and Technology of China, 72 Wenhua Road, Shenyang, China
- 16:45** **D2-4** **A LUT-Based Model of Tri-input TFET**
 Nov.4 Han-Ye Gao, Jian-Ping Hu*
 Faculty of Engineering and Computer Science, Ningbo University, Ningbo, China
- 17:00** **D2-5** **Physical Insights into the Impact of Internal Metal Gate on the Subthreshold Behavior of NCFET Based on Domain Switching Dynamics**
 Nov.4 Tianyue Fu, Qianqian Huang*, Liang Chen, Chang Su, Ru Huang*
 Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China
- 17:15** **D2-6** **Improved Device Performance of MoTe₂ nanoribbon Transistors with Solution-processed Ternary HfAlO_x High-k Dielectric**
 Nov.4 Yuan Liu^{1,2}, Zijian Xie^{1,2}, Li Yang^{1,2}, Xiaokun Wen^{1,2}, Wenyu Lei^{1,2}, Haixin Chang^{1,2}, Wenfeng Zhang^{1,2*}
¹Center for Joining and Electronic Packaging, State Key Laboratory of Material Processing and Die & Mould Technology, School of Materials Science and Engineering, Huazhong University of Science and Technology, Wuhan, China; ²Shenzhen R&D Center of Huazhong University of Science and Technology, Shenzhen, China

Session E2 Focus session(ROOM E)

Session Chair: Prof. Yuchao Yang (Peking University, China)

- 15:30** **E2-1** **2D materials for next-generation computing technologies**
 Nov.4 **(Invited)** Peng Zhou
 Fudan University, China
- 16:00** **E2-2** **2D van der Waals Heterostructures for Emerging Device Applications**
 Nov.4 **(Invited)** Feng Miao
 School of Physics, Nanjing University, Nanjing, China

| | | |
|-------|-----------|--|
| 16:30 | E2-3 | Material Searching and Design for Phase-Change Memory Devices |
| Nov.4 | (Invited) | Xian-Bin Li ^{1*} ¹ State Key Laboratory on Integrated Optoelectronics and College of Electronic Science and Engineering, Jilin University, Changchun, China |
| 17:00 | E2-4 | Ultrathin dielectric integration and reliability for 2D semiconductors |
| Nov.4 | (Invited) | Xinran Wang School of Electronic Science and Engineering, Nanjing University, China |

Session Poster Session I device & process

Session Chair: Prof. Saisheng Xu (Fudan University, China)

| | | |
|-------|------|--|
| 17:45 | P1-1 | ft Improvement of RF CMOS Transistor in Circuit-Level by Layout Optimization |
| Nov.4 | | Zhi-Jian Chen ^{1*} , Peng-Cheng Huang ¹ , Bin Li ¹ , Yu-Chen Wang ¹ , Xiao-Ling Lin ² , Hong Chen ¹ ¹ School of Microelectronics, South China University of Technology Guangzhou, Guangdong, China; ² Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou, China |
| 17:50 | P1-2 | Optimization of Ion Implanter Hardware for Metal Contamination Reduction |
| Nov.4 | | Xiaoxu Kang ^{*1} , Junyu Xie ² , Long Tian ² , Zhangfa Chen ¹ , Dong He ¹ , Xiaoyu Sheng ¹ , Xiaoqiang Zhou ¹ , Ruoxi Shen ¹ , Xiaolan Zhong ¹ , Shoumian Chen ¹ , Yuhang Zhao ¹ , Shanshan Liu ³ , Limin Zhu ³ , Hanwei Lu ³ , Yun Xu ³ , Bo Zhang ³ ¹ Process Technologies Department, Shanghai IC R&D Center, ICRD, Shanghai, China; ² BEIJING ZHONGKEXIN ELECTRONICS EQUIPMENT CO., LTD, Beijing, China; ³ Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China |
| 17:55 | P1-3 | Design and Implementation of a Low-cost AES Coprocessor Based on eSTT-MRAM IP |
| Nov.4 | | Xingjie Liu ¹ , Yong Chen ¹ , Kaiwen Lu ¹ , Dongsheng Liu ^{1*} , Bo Liu ² , Quming Jiang ³ ¹ School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; ² Key Laboratory of Spintronics Materials, Devices and Systems of Zhejiang Province, Hangzhou, China; ³ Chutian Dragon Co., Ltd., Dongguan, China |
| 18:00 | P1-4 | Design for Saddle-Fin Device Performance Boosting with Dual Work Function Gate Formation Word Line |
| Nov.4 | | Xiang Liu ^{1*} , River Jiang ¹ , Ning Li ¹ , Hang Yang ¹ , Jongsung Jeon ¹ , Blacksmith Wu ¹ , and Mark Cao ¹ ¹ Product Research and Development, ChangXin Memory Technologies, Inc., Hefei, China |
| 18:05 | P1-5 | Graphene-based Quantum Dots: Fabrication and Properties |
| Nov.4 | | Xuemin Yu, Zhongzheng Tian, Muchan Li, Dacheng Yu, Liming Ren, and Yunyi Fu [*] Institute of Micro-/Nanoelectronics, Peking University, Beijing, China |
| 18:10 | P1-6 | A Comparison Study of Velocity Saturation Models for Gate-all-around MOSFETs |
| Nov.4 | | Haotian Zhong ¹ , Zhao Rong ¹ , Xiaoqing Huang ¹ , Yihan Chen ² , Lining Zhang ¹ , Xinnan Lin ^{1*} ¹ School of Electronic and Computer Engineering, Peking University, Shenzhen, China; ² School of HSS, The Chinese University of Hong Kong (Shenzhen), Shenzhen, China |
| 18:15 | P1-7 | Charge Detrapping on Gate Edge of AlGaNGaN HEMT Under Drain Stress |

| | | |
|-------|-------|---|
| Nov.4 | | Rongkang Niu, Tianjiao Dai, Xinxin Zhang, Kuanchang Chang*, Xinnan Lin* The Shenzhen Key Lab of Advanced Electron Device and Integration, School of Electronic and computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China |
| 18:20 | P1-8 | Low temperature electric field dependent mobility of the current oscillation regime in silicon junctionless nanowire transistor Chong Yang ^{1,2} , Wei-Hua Han ^{1,2*} , Jun-Dong Chen ^{1,2} , Xiao-Di Zhang ^{1,2} and Yang-Yan Guo ^{1,2} ¹ Engineering Research Center of Semiconductor Integrated Technology, Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China; ² Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing, China |
| 18:25 | P1-9 | A Novel Self-Aligned Dopant-Segregated Schottky Tunnel-FET with Asymmetry Sidewall Based on Standard CMOS Technology Yiqing Li ^{1,2} , Qianqian Huang ^{2*} , Mengxuan Yang ² , Ting Li ² , Zhixuan Wang ² , Weihai Bu ³ , Jin Kang ³ , Wenbo Wang ³ , Shengdong Zhang ¹ , and Ru Huang ^{2*} ¹ School of Electronic and Computer Engineering, Peking University, Shenzhen, China; ² Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China; ³ Semiconductor Technology Innovation Center (Beijing), Beijing, China |
| 18:30 | P1-10 | Influence of the acceptor-type trap on the characteristic of the short-channel GaN MOS-HEMT Yijun Shi*, Zhiwei Fu, Bin Yao, Si Chen, Yiqiang Chen, Bin Zhou, Yun Huang, Zhizhe Wang The Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou, China |
| 18:35 | P1-11 | A Study on the Threshold Voltage Shift under Gate-pulse Stress in D-mode GaN MIS-HEMTs Xinxin Zhang, Rongkang Niu, Zhangwei Huang, Tianjiao Dai, Kuan-Chang Chang*, Xinnan Lin* The Shenzhen Key Lab of Advanced Electron Device and Integration, School of Electronic and computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China |
| 18:40 | P1-12 | An Optoelectronic Chip with excellent orthogonality for Encoder Application Yu-Song Mu ¹ , Ning Ding ¹ , Yan Ma ¹ , Yu-Chun Chang ^{1*} ¹ State Key Laboratory on Integrated Optoelectronics, College of Electronic Science and Engineering, Jilin University, Changchun, China |
| 18:45 | P1-13 | Fully Self-Aligned Homojunction Bottom-Gate Amorphous InGaZnO TFTs with Al Reacted Source/Drain Regions Xiaoliang Zhou ¹ , Yang Shao ¹ , Huan Yang ¹ , Qingping Lin ¹ , Lei Lu ¹ , Yi Wang ² , Shengdong Zhang ^{1,2*} ¹ School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China; ² Institute of Microelectronics, Peking University, Beijing, China |
| 18:50 | P1-14 | Sputtering-Deposited Hafnium Oxide Dielectric for High-Performance InGaZnO Thin Film Transistors Meng Li ¹ , Jun-Chen Dong ^{2*} , Qi Li ² , De-Dong Han ² , Zhi-Nong Yu ^{1*} , Yi Wang ² , Xing Zhang ² |

¹School of Optics and Photonics, Beijing Institute of Technology, Beijing, China; ² Institute of Microelectronics, Peking University, Beijing, China

- 18:55** **P1-15** **Performance enhancement of ATZO TFTs by component control and post treatment**
Nov.4 Zhuang Yi, Dedong Han*, Junchen Dong, Huijin Li, Dazhong Zhou, Xing Zhang, and Yi Wang*
Institute of Microelectronics, Peking University, Beijing, China
- 19:00** **P1-16** **Enhancing WLCSP Reliability through Stress Relief Methods**
Nov.4 Xin-Rong Liu*, Ya-Wei Dai*, Yan-Yan Zhu, Meng-Meng Hu
Department of Product Engineering, Hisilicon Technologies Co., LTD
- 19:05** **P1-17** **Study of Silicon Controlled Rectifier Devices with Different Dimensions for ESD Protection**
Nov.4 Yize Wang¹, Junmin He¹, Yi Hu², Yubo Wang², Yuan Wang^{1*}
¹Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University, Beijing, P. R. China; ²Beijing Smart-Chip Microelectronics Technology Co., Ltd., Beijing, China
- 19:10** **P1-18** **Investigation on Premature Breakdown Mechanisms in AlGaN/GaN HEMTs by TCAD simulations**
Nov.4 Lingyan Shen ^{1*}, Xinhong Cheng¹, Li Zheng¹, Qi Luo¹, Zhongjian Wang¹
¹State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, P.R. China
- 19:15** **P1-19** **A Simple and Efficient Fuse-Trimming Circuit for Analog Design**
Nov.4 Xianjie Wan, Lin Zhang, Jia Liu*, Jun Liu, and Dongbing Fu
Chongqing GigaChip Technology Co. Ltd., No.24 Institute of China Electronics Technology Group (CETC), Chongqing, P.R.China
- 19:20** **P1-20** **Simulation Studies about the NON Spacer Effects on the DRAM Access Transistor Performance**
Nov.4 Xiang Liu^{1*}, Jongsung Jeon¹, Blacksmith Wu¹, and Mark Cao¹
¹Product Research and Development, ChangXin Memory Technologies, Inc., Hefei, China
- 19:25** **P1-21** **Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells**
Nov.4 Zhong-Shan Zheng^{1,2,3*}, Zhen-Tao Li¹, Bo Li^{1,2}, Jia-Jun Luo^{1,2}, Zheng-Sheng Han^{1,2,3}, Xin-Yu Liu^{1,2,3}
¹Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China; ²Key Laboratory of Silicon Device Technology, Chinese Academy of Sciences, Beijing, China; ³School of Microelectronics, University of Chinese Academy of Sciences, Beijing, China
- 19:30** **P1-22** **A new depth information detection pixel based on lateral Photodiode**
Nov.4 Hang Xu, Lin Chen, Hao Zhu, Qing-Qing Sun* and David Wei Zhang
Department of Microelectronics, Fudan University, Shanghai 200433, China
- 19:35** **P1-23** **A computationally efficient nonlinear dynamic model for cMUT based on COMSOL and MATLAB/Simulink**
Nov.4 Yan Wang¹, Le-Ming He^{1,2}, Ziwei Li¹, Weijiang Xu², Junyan Ren^{1*}

¹State Key Laboratory of ASIC and System, Fudan University, Shanghai, China; ²Université Polytechnique Hauts-de-France, CNRS, Université Lille, ISEN. Centrale Lille, UMR 8520-IEMN- Institut d'Électronique de Microélectronique et de Nanotechnologie, DOAE—Département d'Opto-Acousto-Électronique, F-59313 Valenciennes CEDEX 9, France

- 19:40 P1-24 **Isopropanol swelling of polydimethylsiloxane for reducing gold nanoparticles to enhance photoacoustic transducer**
Nov.4 Qing Wang¹, Xubo Wang¹, Shuren Song¹, Antoine Riaud^{1*}, Jia Zhou¹
¹State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China
- 19:45 P1-25 **Physical and Electrical Characterization of Doped Amorphous Silicon Resistor**
Nov.4 Xiaolan Zhong^{*1}, Xiaoxu Kang¹, Ruoxi Shen¹
¹Process Technologies Department, Shanghai IC R&D Center, ICRD, Shanghai, China
- 19:50 P1-26 **Design Technology Co-Optimization for 3 nm Gate-All-Around Nanosheet FETs**
Nov.4 Meng Wang¹, Yabin Sun^{1*}, Xiaojin Li¹, Yanling Shi¹, Shaojian Hu², Enming Shang², Shoumian Chen²
¹Key Laboratory of Multidimensional Information Processing, Department of Electrical Engineering, East China Normal University, Shanghai, China; ²Integrated Circuit Research and Development Center, Shanghai, China
- 19:55 P1-27 **SPICE Modeling and Verification of Wafer-Scale MoS₂ Transistors**
Nov.4 Xi Wang, Shunli Ma^{*}, Wenzhong Bao^{*}, Junyan Ren^{*}
¹State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
- 20:00 P1-28 **Influence of Gate-Drain Underlap Length on Germanium Gate-All-Around Tunneling Field-Effect-Transistors**
Nov.4 Kai-Xiao Wei, Xiao-Jin Li^{*}, Ya-Bin Sun, Yan-Ling Shi
Key Laboratory of Multidimensional Information Processing, Department of Electrical Engineering, East China Normal University, Shanghai, China
- 20:05 P1-29 **Single Event Transient Pulses Fault Injection Model based on LET for Circuit-Level Simulation**
Nov.4 Chang-Qing Xu^{*}, Yi Liu, Xiao-Dong Weng, Zhi-Bing Li, Yin-Tang Yang
School of Microelectronics, Xidian University, Xi'an, China
- 20:10 P1-30 **Charge Plasma-Based Junctionless FinFET for The Immune of Fin Sidewall Angle Variation**
Nov.4 Bao-Liang Liu¹, Hung-Chih Chin², Haijun Lou³, Kuan-Chang Chang^{1*}, Xinnan Lin^{1**}
¹The Shenzhen Key Lab of Advanced Electron Device and Integration ECE, Peking University Shenzhen Graduate School, Shenzhen, P.R.China; ²Semiconductor Manufacturing International (Shenzhen) Corporation, Shenzhen, P.R.China; ³The Institute of Advanced Technology, Zhejiang University, Hangzhou, P.R.China
- 20:15 P1-31 **Static and Dynamic Simulation Study on 15 kV 4H-SiC p-Channel IGBTs**
Nov.4 Xiao-Li Tian^{1*}, Wang Feng^{1,2}, Yu Yang^{1,2}, Xiao-Fei Lu¹, Jiang Lu¹, Yun Bai¹
¹Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China; ²College of Microelectronics, University of Chinese Academy of Sciences, Beijing, China
- 20:20 P1-32 **A Wafer Map Defect Pattern Classification Model Based on Deep Convolutional Neural Network**

| | | |
|-------|-------|--|
| Nov.4 | | Dong-yang Du*, Zheng Shi Institute of VLSI Design, Zhejiang University, Hangzhou, China |
| 20:25 | P1-33 | An Adaptive Gate Current Modulator based on Fuzzy PID for Voltage Equalization in Series Connected IGBTs Jia-Li Wan ¹ , Ze-Hong Li *, Xiao Zeng, Min Ren, Wei Gao, Jin-Ping Zhang, Bo Zhang, Zhao-Ji Li Nov.4 ¹ The State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronics Science and Technology of China (UESTC), Chengdu, Sichuan/China |
| 20:30 | P1-34 | Dense-Atrous U-Net with salient computing for Accurate Retina Vessel Segmentation Xiao-Min Li ¹ , Geng-Sheng Chen ¹ , Shu-Yang Wang ^{2*} Nov.4 ¹ State Key Laboratory of ASIC and System, Fudan University, No.825 Zhangheng Road, Shanghai, China; ² Department of Pathology, School of Basic Medical Sciences, Fudan University, No.130 Dong'an Road, Shanghai, China |
| 20:35 | P1-35 | A Novel Process Variation Model for Test Cost Reduction in Wafers with Addressable Monitoring Structures Gui-Feng Ren ^{1*} , Zheng Shi ¹ Nov.4 ¹ Institute of VLSI Design, Zhejiang University, Hangzhou, China |

Keynote Session 3

Session Chair: Prof. Jan Van der Spiegel (University of Pennsylvania, USA)

| | | |
|-------|------|--|
| 08:30 | K3-1 | Self-Interference Cancellation Circuits and System for Full Duplex Communication and Neutral Interface Applications Nov.5 (Invited) Prof. Chris Rudell University of Washington, USA |
| 09:15 | K3-2 | Recent Advancement in Li-Fi System-on-Chip Design and Emerging Applications Nov.5 (Invited) Prof. Patrick Yue, Director HKUST-Qualcomm Optical Wireless Lab, Hong Kong University of Science & Technology |

Special Session A3 AI Circuit & System 1(ROOM A)

Session Chair: Prof. Tzu-Hsien Sang (Inst of Electronics, NCTU, Taiwan/China)

| | | |
|-------|------|---|
| 10:00 | A3-1 | Small-world-based Structural Pruning for Efficient FPGA Inference of Deep Neural Networks Nov.5 (Invited) Gokul Krishnan ¹ , Yufei Ma ² , Yu Cao ¹ ¹ School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA; ² School of Electronics Engineering and Computer Science, Peking University, Beijing, China |
| 10:30 | A3-2 | Flash-based Digital In-memory Computing for Deep Neural Networks Nov.5 (Invited) Runze Han, Yachen Xiang, Peng Huang, Jinfeng Kang* Institute of Microelectronics, Peking University, Beijing, China |
| 11:00 | A3-3 | HOTCAKE: Higher Order Tucker Articulated Kernels for Deeper CNN Compression |

Nov.5 (Invited) Rui Lin^{1*}, Ching-Yun Ko², Zhuolun He³, Cong Chen¹, Yuan Cheng⁴, Hao Yu⁵, Graziano Ches¹, Ngai Wong¹
¹Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam, Hong Kong; ²Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, USA; ³Department of Computer Science and Engineering, Chinese University of Hong Kong, Shatin, NT, Hong Kong; ⁴Department of Micro/Nanoelectronics, Shanghai Jiao Tong University, Shanghai, China; ⁵Department of Electrical and Electronic Engineering, Southern University of Science and Technology, China

11:30 A3-4 **Deep Spiking Binary Neural Network for Digital Neuromorphic Hardware**
Nov.5 Zilin Wang, Kefei Liu, Xiaoxin Cui*, Yuan Wang*
Key Laboratory of Microelectronics Device and Circuits (MOE) Institute of Microelectronics, Peking University, Beijing, P. R. China

11:45 A3-5 **MF-Conv: A Novel Convolutional Approach Using Bit-Resolution-based Weight Decomposition to Eliminate Multiplications for CNN Acceleration**
Nov.5 Chen Yang*, Xianxian Lv, Bowen Li, Shiquan Fan, Kuizhi Mei, Li Geng
School of Microelectronics, Xi'an Jiaotong University, Shaanxi, China

12:00 A3-6 **A Deep learning Feature Fusion Algorithm based on Lensless Cell detection system**
Nov.5 Shuaijun Li¹, Li Dai^{1*}, Jianwei Li¹, Chen Wang¹, Ningmei Yu¹
¹School of Automation and Information Engineering, Xi'an University of Technology, Xi'an, China

12:15 A3-7 **Fall Detection Based on an Inertial Sensor and a Customized Artificial Neural Network Algorithm**
Nov.5 Wei Ma¹, Zhiming Xiao¹, Xiaosai Liu¹, Dongyang Tang², Weibo Hu^{1*}
¹ICSS-LAB (SZ), College of Electronic Information and Optical Engineering, Nankai University, TJ, China; ²College of Engineering, Texas Tech University, Lubbock, TX, USA

Session B3 Analog Circuit 3(ROOM B)

Session Chair: Prof. Zhao Zhang (Graduate School of Advanced Sciences of Matter, Japan)

10:00 B3-1 **A High-stability Fast-recovery Floating Power Rail Generation Circuit for High-Voltage Applications**
Nov.5 (Invited) Zekun Zhou*, Jiani Wang, Zhengyang Jin, Bo Zhang
State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, Sichuan, China

10:30 B3-2 **A High Dynamic Range Pixel Circuit with High-voltage Protection for 128×128 Linear-mode APD Array**
Nov.5 Yuting Gu¹, Wengao Lu^{1*}, Yuze Niu¹, Yacong Zhang^{1*}, Zhongjian Chen¹
¹Key Laboratory of Microelectronic Devices and Circuits, Department of Microelectronics, Peking University

10:45 B3-3 **A Segmented Mach-Zehnder Modulators Driver in 0.13 um SiGe BiCMOS with an Output Swing of 3 Vppd at 25 Gb/s**
Nov.5 Jun Huang*, Dezhi Xing, Shuai Tang, Fangyuan Ren, Yao Wang
United Microelectronics Center Co., Ltd, Chongqing, China

| | | |
|-------|------|--|
| 11:00 | B3-4 | A high-efficiency WPT system with dual-output and enhanced coupling efficiency |
| Nov.5 | | Mingming Zhang ¹ , Xian Tang ^{1*} , and Wai Tung Ng ² ¹ Shenzhen International Graduate School, Tsinghua University, Shenzhen, China; ² Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada |
| 11:15 | B3-5 | DESIGN OF SIXTH-ORDER PASSIVE QUADRATURE SIGNAL GENERATION NETWORK BASED ON POLYPHASE FILTER |
| Nov.5 | | MinhTri Tran ¹ , Akemi Hatta ² , Anna Kuwana ³ , and Haruo Kobayashi ⁴ Division of Electronics and Informatics, Gunma University, Kiryu, Japan |
| 11:30 | B3-6 | Novel CMOS Positive and Negative Voltage Mutual Conversion Circuits and Regulators |
| Nov.5 | | Moufu Kong*, Bin Wang, BingKe Zhang, Ke Huang, Jiabin Guo, Jiawei Xu State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu |
| 11:45 | B3-7 | A Configurable Transceiver for Eddy Current Angular Displacement Sensor with Angle Error <0.8° |
| Nov.5 | | Yating Zou, Xuankai Zhi, Junshang Li, Yajie Qin* State Key Laboratory of ASIC and System, Fudan University, Shanghai, China |

Session C3 Compound & Organic devices 1(ROOM C)

Session Chair: Dr. Eddy Simoen (imec, Belgium)

| | | |
|-------|-----------|--|
| 10:00 | C3-1 | Materials and Defect Aspects of III-V and III-N Devices for High-Speed Analog/RF Applications |
| Nov.5 | (Invited) | Eddy Simoen ^{1*} , Po-Chun (Brent) Hsu ^{1,2} , Hao Yu ¹ , Hongyue Wang ^{1,3} , Ming Zhao ¹ , Kenichiro Takakura ^{1,4} , Vamsi Putcha ¹ , Uthayasankaran Peralagu ¹ , Bertrand Parvais ¹ , Niamh Waldron ¹ , and Nadine Collaert ¹ ¹ Imec, Kapeldreef 75, B-3001 Leuven, Belgium; ² Depart of Materials Eng., KU Leuven, 3001 Leuven, Belgium; ³ Department of Electronics Eng. And Computer Sci., Peking University, Beijing, China; ⁴ National College of Technology (KOSEN), Kumamoto-College, Kumamoto, Japan |
| 10:30 | C3-2 | Defect Dehydrogenation in Si-MOS and Compound-Semiconductor- Based Devices |
| Nov.5 | (Invited) | D. M. Fleetwood ^{1,2,*} , P. F. Wang ¹ , E. X. Zhang ¹ , R. D. Schrimpf ¹ , and S. T. Pantelides ^{2,1} ¹ Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN 37235, USA; ² Department of Physics and Astronomy, Vanderbilt University, Nashville, TN 37235, USA |
| 11:00 | C3-3 | Vertical GaN Power Transistor with Embedded Fin-shaped Diode for High Performance Power Conversion |
| Nov.5 | | Tao Sun ¹ , Xiaorong Luo ^{1*} , Jie Wei ¹ , Dongfa Ouyang ¹ , Gaoqiang Deng ¹ , Siyu Deng ¹ , Qian Wang ² , Song Bo ² , Bo Zhang ¹ ¹ State Key Laboratory of Electronic Thin Films and Integrated Devices University of Electronic Science and Technology of China, Chengdu, China; ² State Key Laboratory of Wide-Bandgap Semiconductor Power Electronic Devices, Nanjing Electronic Devices Institute, Nanjing, China |
| 11:15 | C3-4 | A Novel Ultra-thin-barrier AlGaIn/GaN MIS-gated Hybrid Anode Diode Featuring |

Improved High-temperature Reverse Blocking Characteristic

Nov.5

Liyang Zhu¹, Qi Zhou^{1,2*}, Kuangli Chen¹, Xiu Yang¹, Jiacheng Lei³, Zhihua Luo¹, Chunhua Zhou¹, Kevin J. Chen³, and Bo Zhang¹

¹University of Electronic Science and Technology of China (UESTC), Chengdu, China;

²Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China; ³Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong

11:30

C3-5

A Low Input Capacitance p-GaN Gate HEMT with Split Source-Field-Plate for Low Switching Loss

Nov.5

Fangzhou Wang, Wanjun Chen*, Xiaorui Xu, Yajie Xin, Yun Xia, Ruize Sun, Qi Zhou, Bo Zhang

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China

Session D3 Device Technology 3(ROOM D)

Session Chair: Prof. Yanqing Wu (Peking University, China)

10:00

D3-1

Understanding Hot Carrier Degradation and Variation in FinFET Technology

Nov.5

(Invited)

Runsheng Wang*, Zhuoqing Yu, Jiayang Zhang, Zixuan Sun, Zhe Zhang, Ru Huang
Institute of Microelectronics, Peking University, Beijing, China

10:30

D3-2

Reliability Challenges in Advanced Technology Node: from Transistor to Circuit

Nov.5

(Invited)

Changze Liu*, Pengpeng Ren, Yongsheng Sun, Dan Gao, Weichun Luo, Zanfeng Chen and Yu Xia

Department of COT, Hisilicon Technologies Co., LTD, Shenzhen, China

11:00

D3-3

A 5 nm Logic FinFET Device Design

Nov.5

(Invited)

Yu Ding^{1*}, Xin Luo¹, Shaojian Hu¹, Qiang Wu¹, Shoumian Chen¹ and Yuhang Zhao¹

¹Shanghai Integrated Circuit Research and Development Center, No. 497 Gaosi Road, Pudong New Area, Shanghai, P. R. China

11:15

D3-4

Variation Investigation of Junction-less Transistor with Side-wall Charge-plasma Structure Induced by Line Edge Roughness

Nov.5

Kai Liu¹, Hung-Chih Chin², Haijun Lou³, Kuan-Chang Chang¹, Xinnan Lin^{1*}

¹The Key Laboratory of Integrated Microsystem, ECE, Peking University Shenzhen Graduate School, Shenzhen, P. R. China; ²Semiconductor Manufacturing International (Shenzhen) Corporation, Shenzhen, P.R. China; ³Research Center of MicroSatellite, Zhejiang University, Hangzhou, Zhejiang, China

11:30

D3-5

High-Frequency Performance of MoS₂ Transistors at Cryogenic Temperatures

Nov.5

Qingguo Gao^{1,2}, Chongfu Zhang^{1,2*}, Zhenfeng Zhang³, Zichuan Yi², Xinjian Pan², Feng Chi², Liming Liu², Xuefei Li³, Yanqing Wu^{3,4*}

¹School of Information and Communication Engineering, University of Electronic Science and Technology of China, Chengdu, China; ²School of Electronic Information, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan, China; ³Wuhan National High Magnetic Field Center and School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; ⁴Institute of Microelectronics and Key Laboratory of Microelectronic Devices and Circuits (MOE) and Frontiers Science Center for Nano-optoelectronics, Peking University, Beijing, China

Session E3 Special session 1(ROOM E)

Session Chair: Prof. Jun Han (Fudan University, China)

- 10:00** **E3-1** **Design and Implementation of NFC Smart Card SoC with eSTT-MRAM IP**
Nov.5 **(Invited)** Kaiwen Lu¹, Xingjie Liu¹, Yong Chen¹, Dongsheng Liu^{1*}, Bo Liu², Liang Wu³
¹School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; ²Key Laboratory of Spintronics Materials, Devices and Systems of Zhejiang Province, Hangzhou, China; ³Chutian Dragon Co., Ltd., Dongguan, China
- 10:30** **E3-2** **ESGAN: Edge Loss and Spatial Convolution Generative Adversarial Network for Image Inpainting**
Nov.5 **(Invited)** Liyu Lin¹, Yun Chen^{1*}, GengSheng Chen¹, Xiaoyang Zeng¹
¹Department of Microelectronics, Fudan University, Shanghai, China
- 11:00** **E3-3** **An Improved Synthesis Method of Logic Circuits based on the NMOS-like RRAM Gates**
Nov.5 **(Invited)** Wenqiang Ye, Xiaole Cui*, Ye Ma, Feng Wei
Key Lab of Integrated Microsystems Peking University Shenzhen Graduate School Shenzhen, China
- 11:30** **E3-4** **Study on the hardening of single-event transient in D-type flip-flop based on InP HBT**
Nov.5 **(Invited)** Yutao Zhang*, Hongliang Lv, Yuming Zhang, Yimen Zhang, Xiaohong Zhao, Shaojun Li
The State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an, China

Special Session A4 AI Circuit & System 2(ROOM A)

Session Chair: Dr. Gokul Krishnan (Arizona State University, USA)

- 13:30** **A4-1** **Low Power AI ASIC Design for Portable Edge Computing**
Nov.5 **(Invited)** Yuan Lei¹, Peng Luo¹, Chi Hong Chan¹, Xiao Huo¹, Yiu Kei Li¹, Mei Kei Ieong^{1*}
¹United Microelectronics Center (Hong Kong), Hong Kong SAR
- 14:00** **A4-2** **Hardware Implementation of Depthwise Separable Convolution Neural Network**
Nov.5 Yancao Jiang¹, Jie Ren¹, Xiang Xie¹, Chun Zhang^{1*}
¹Institute of Microelectronics, Tsinghua University, Beijing, China
- 14:15** **A4-3** **A 681 GOPS/W~3.59 TOPS/W CNN Accelerator Based on Novel Data Flow Scheduling Scheme**
Nov.5 Yan Li¹, Xiaoling Ding¹, Haichuan Yang¹, Xuan Zhang¹, Yu Gong², Bo Liu^{2*}
¹School of Integrated Circuits, Southeast University, Wuxi, China; ²School of Electronic Science and Engineering, Southeast University, Nanjing, China
- 14:30** **A4-4** **A Lightweight CNN for Low-Complexity HEVC Intra Encoder**
Nov.5 Xiaobo Guo, Qin Wang, Jianfei Jiang*
Department of Microelectronics and Nanoscience, Shanghai Jiaotong University, Shanghai, China
- 14:45** **A4-5** **Deep Compression Methods for Neural Network-based SAR-Pipelined ADC Calibrator**

Nov.5 Chenhui Zhou¹, Min Chen¹, Ziwei Li¹, Chixiao Chen², Fan Ye¹ and Junyan Ren^{1*}
¹State-Key Laboratory of ASIC and System, Fudan University, Shanghai, China; ²Academy of Engineering and Technologies, Fudan University, Shanghai, China

15:00 A4-6 Low Power Keyword Recognition Accelerator based on Approximate Calculation of Deep-Shift Neural Network

Nov.5 Lepeng Huang¹, Zilong Zhang², Haichuan Yang², Yuhao Sun², Yu Gong¹, Wei Ge¹, Bo Liu^{1*}
¹School of Electronic Science and Engineering, Southeast University, Nanjing, China; ²School of Integrated Circuits, Southeast University, Wuxi, China

15:15 A4-7 Hardware Trojan Attacks on the Reconfigurable Interconnections of Convolutional Neural Networks Accelerators

Nov.5 Chen Yang*, Jia Hou, Minshun Wu, Kuizhi Mei, Li Geng
School of Microelectronics, Xi'an Jiaotong University, Xi'an, Shaanxi, China

Session B4 Analog Circuit 4(ROOM B)

Session Chair: Prof. Yuhua Cheng (Peking University, China)

13:30 B4-1 Ping-Pong Operated Inverter-based OTA using Correlated Level Shifting Technique

Nov.5 (Invited) Tianqiao Wu¹, Zhichao Tan², Ning Xie^{3*}, Hao Zhang⁴, and Le Ye⁴
¹School of Electronics and Information Engineering, Anhui University, Hefei, China; ²College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China; ³Shanghai Institute of Technology Physics, Chinese Academy of Sciences, Shanghai, China; ⁴Information Technology Institute, Peking University, Tianjin Binhai, China

14:00 B4-2 A Low Power Voltage-Mode Driver Design for CIS Applications

Nov.5 (Invited) Zi-Rui Xiong
Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China

14:30 B4-3 MEASUREMENTS OF SELF-LOOP FUNCTIONS IN HIGH-ORDER PASSIVE AND ACTIVE LOW-PASS FILTERS

Nov.5 MinhTri Tran¹, Anna Kuwana², Haruo Kobayashi³
Division of Electronics and Informatics, Gunma University, Kiryu 376-8515, Japan

14:45 B4-4 DESIGN OF LC HARMONIC NOTCH FILTER FOR RIPPLE REDUCTION IN STEP-DOWN DC-DC BUCK CONVERTER

Nov.5 MinhTri Tran¹, Yasunori Kobori², Anna Kuwana³, Haruo Kobayashi⁴
Division of Electronics and Informatics, Gunma University, Kiryu 376-8515, Japan

15:00 B4-5 A Pixel Readout Circuit for Hybrid SDD and CMOS Technology

Nov.5 Yongsheng Wang^{1*}, Lei Li¹, Jinhong Duan¹, Yue Song¹, Fangfa Fu¹, Fengchang Lai¹
¹Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China

15:15 B4-6 Comprehensive Analysis of Crosstalk Effect at DDR Channel

Nov.5 Maosong Ma*, Xinwang Chen, Jianbin Liu
System Application Engineering, Changxin Memory Technologies, Inc., Shanghai, China

Session C4 Compound & Organic devices 2(ROOM C)

Session Chair: Dr. Francis Balestra (IMEP-LAHC, France)

- 13:30** **C4-1** **Solution Printing of Hybrid Semiconductor Films for Electronic Applications**
Nov.5 (Invited) Ming He
Department of Microelectronics, Peking University, Beijing, China
- 14:00** **C4-2** **From 5G to 6G: will compound semiconductors make the difference?**
Nov.5 (Invited) N. Collaert*, A. Alian, A. Banerjee¹, V. Chauhan¹, R. Y. ElKashlan², B. Hsu³, M. Ingels, A. Khaled, K. Vondkar Kodandarama, B. Kunert, Y. Mols, U. Peralagu, V. Putcha, R. Rodriguez, A. Sibaja-Hernandez, E. Simoen, A. Vais, A. Walke, L. Witters, S. Yadav, H. Yu, M. Zhao, P. Wambacq², B. Parvais² and N. Waldron
Imec, Kapeldreef 75, 3001 Heverlee, Belgium;¹Imec, Kissimmee, Florida, USA; ²Also with VUB, Brussels, Belgium; ³Also KU Leuven, Leuven, Belgium
- 14:30** **C4-3** **Gate Reliability and V_{TH} Stability Investigations of *p*-GaN HEMTs**
Nov.5 (Invited) Mengyuan Hua^{1,*}, Chengcai Wang¹, Junting Chen¹, Li Zhang², Zheyang Zheng², and Kevin J. Chen²
¹Department of Electrical and Electronic Engineering, The Southern University of Science and Technology, Shenzhen, China; ²Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong, China
- 15:00** **C4-4** **A Novel GaN Junction Field-Effect Transistor with Intrinsic Reverse Conduction Capability**
Nov.5 Kuangli Chen¹, Qi Zhou^{12,*}, Liyang Zhu¹, Zhiwen Dong¹, Yonglian Cai¹, Chunhua Zhou¹, Wanjun Chen¹, and Bo Zhang¹
¹University of Electronic Science and Technology of China (UESTC), Chengdu, China; ²Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China
- 15:15** **C4-5** **Study on Gate Leakage and Trapping Effect in InAlN/GaN HEMTs**
Nov.5 Xingye Zhou, Yuanjie Lv*, Xin Tan, Hongyu Guo, Yanmin Guo, Zhihong Feng*, Shujun Cai*
National Key Laboratory of ASIC, Hebei Semiconductor Research Institute, Shijiazhuang, P. R. China
- 15:30** **C4-6** **Research on Short Circuit Robustness of Corrugated *p*-body 4H-SiC MOSFET**
Nov.5 Xiuxiu Gao ^{1*}, Chengzhan Li ², Fang Qi ¹, Xiaoping Dai ¹
¹CORESING SEMICONDUCTOR TECHNOLOGY CO . LTD, Zhuzhou,China; ²ZHUZHOU CRRC TIMES SEMICONDUCTOR CO . LTD, Zhuzhou,China

Session D4 Photoelectron and TFT 1(ROOM D)

Session Chair: Prof. Xiaona Zhu (Fudan University, China)

- 13:30** **D4-1** **Progress of Lead-Free Halide Perovskite X-ray Detectors**
Nov.5 (Invited) Hainan Zhang¹, Guanhua Dun², Yancong Qiao³, Dan Xie⁴, Tian-Ling Ren^{5*}
Institute of Microelectronics, Tsinghua University, Beijing, China
- 14:00** **D4-2** **Silicon nitride-stressor and quantum size engineering in Ge quantum-dot light**

emission and photoresponsivity

Nov.5 (Invited) Po-Yu Hong, Yu-Hong Kuo, Jung-Tsung Yang, Horng-Chih Lin, and Pei-Wen Li*
Institute of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan, 300

14:30 D4-3 Fabrication and Characterization of T-gate Poly-Si Thin-Film Transistors

Nov.5 (Invited) Yu-An Huang and Horng-Chih Lin*
Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan

15:00 D4-4 Two-bit Storage Recording Head Based on the Magnetic Thin Film Device

Nov.5 Muchan Li, Zhongzheng Tian, Xuemin Yu, Dacheng Yu, Liming Ren, and Yunyi Fu*
Institute of Micro-/Nanoelectronics, Peking University, Beijing, China

15:15 D4-5 A novel SOI-based ridge waveguide SiGe Heterojunction Phototransistor

Nov.5 Ce Bian¹, Hong-Yun Xie^{1*}, Min Guo¹, Yin Sha¹, Yang Xiang¹, Xian-Cheng Liu¹, Wan-Rong Zhang¹
¹Faculty of Information Technology, Beijing University of Technology, Beijing, China

Session E4 Special session 2(ROOM E)

Session Chair: Prof. Xiaole Cui (Peking University, China)

13:30 E4-1 An Ultra-low-power High-precision Dynamic Gesture Recognition Coprocessor Based On RISC-V Architecture

Nov.5 (Invited) Yong-Liang Zhang, Wei-Zhen Wang, Qiang Li, Zhi-Yan Jia, Jun Han, Xiao-Yang Zeng, Xu Cheng
State Key Laboratory of ASIC and System, Fudan University, Shanghai, China

14:00 E4-2 Robust Clock Tree Synthesis for Near-threshold-voltage Circuits Design

Nov.5 (Invited) Zhenyu Xu¹, Xiangnan Song¹, Zexin Qin¹, Xuexiang Wang^{2*}
¹School of Microelectronics, Southeast University, Wuxi, Jiangsu; ²National ASIC System Engineering Research Center, School of Electronic Science & Engineering, Southeast University, Nanjing, China

14:30 E4-3 A Low-Complexity Timing Mismatch Calibration Method for Four-Channel Time-Interleaved ADCs Based on Cross Correlation

Nov.5 (Invited) Sujuan Liu*, Lin Zhao, Zhiyue Deng, Zhonghou Zhang
College of Microelectronics, Beijing University of Technology, Beijing, China

15:00 E4-4 A Temperature-Compensated Voltage Reference with High PSRR

Nov.5 (Invited) Zekun Zhou¹, Shilei Li¹, Jianwen Cao¹, Yue Shi^{2*}, Bo Zhang¹
¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, Sichuan, China; ²College of Communication Engineering, Chengdu University of Information Technology, Chengdu, China

Special Session A5 Digital Circuit(ROOM A)

Session Chair: Prof. Bei Yu (The Chinese University of Hong Kong, Hong Kong SAR, China)

| | | |
|-------|------|--|
| 15:45 | A5-1 | A Design of Four Dies Parallel NAND Flash Memory Controller Supporting Toggle and ONFI mode |
| Nov.5 | | Qin Huang ¹ , Zilin Wang ¹ , Wengao Lu ^{2*} ¹ School of Software and Microelectronics, Peking University, Beijing, P.R. China; ² Key Laboratory of Microelectronic Devices and Circuits, Department of Microelectronics, Peking University, Beijing, P.R. China |
| 16:00 | A5-2 | Implementation of Convolutional Neural Network with Co-design of High-Level Synthesis and Verilog HDL |
| Nov.5 | | Hejie Yu, Jun Cheng, Xiangnan Zhang, Yuzhe Gao, Kuizhi Mei* School of Microelectronics, Xi'an Jiaotong University, Xi'an, China |
| 16:15 | A5-3 | Power-Aware Timing Analysis for High-Speed Memory Interface |
| Nov.5 | | Feng (Dan) Lin*, Zengquan Wu, Kang Zhao Shanghai Design Center, Changxin Memory Technologies, Inc., Shanghai, China |
| 16:30 | A5-4 | A low-Power SRAM with charge cycling based read and write assist scheme |
| Nov.5 | | Hanzun Zhang ¹ , Song Jia ^{2*} , Jiancheng Yang ¹ , Yuan Wang ² ¹ Institute of Microelectronics, Peking University, Beijing, China; ² Key Laboratory of Microelectronic Devices and Circuits, Peking University, Beijing, China |
| 16:45 | A5-5 | An SEU (Single-event Upset) Mitigation Strategy on Read-Write Separation SRAM Cell for Low Power Consumption |
| Nov.5 | | Ze-Xin Su ¹² , Bo Li ^{1*} , Xiao-Hui Su ¹ , Fan-Yu Liu ¹ , Zheng-Sheng Han ¹² , Xin-Yu Liu ¹² , Konstantin O. Petrosyants ³ , Igor A. Kharitonov ⁴ ¹ Key Laboratory of Silicon Device and Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China; ² University of Chinese Academy of Sciences, Beijing, China; ³ Institute for Design Problems in Microelectronics of Russian Academy of Sciences (IPPM RAS); ⁴ National Research University Higher School of Economics |
| 17:00 | A5-6 | A 7T1C Nonvolatile SRAM Based on Ferroelectric H₂O₂ Capacitor for Ultralow Power Applications |
| Nov.5 | | Chao Liu ^{1,2} , Qiao Wang ¹ , Jianguo Yang ^{*1,3} , Pengfei Jiang ¹ , Qingting Ding ¹ , Yuling Zhao ¹ , Qing Luo ¹ , Hangbing Lv ¹ , Ming Liu ¹ ¹ Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China; ² School of Microelectronics, University of Science and Technology of China, Hefei, China; ³ Zhejiang Lab, Hangzhou, China |
| 17:15 | A5-7 | Non-volatile In Memory Dual-Row X(N)OR Operation with Write Back Circuit Based on 1T1C FeRAM |
| Nov.5 | | Wang Qiao ¹ , Yuling Zhao ¹ , Jianguo Yang ^{*1,3} , Chao Liu ^{1,2} , Pengfei Jiang ¹ , Qingting Ding ¹ , Tiancheng Gong ¹ , Qing Luo ¹ , Hangbing Lv ¹ , Ming Liu ¹ ¹ Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China; ² School of Microelectronics, University of Science and Technology of China, Hefei, China; ³ Zhejiang Lab, Hangzhou, China |
| 17:30 | A5-8 | Novel Self-timing Speculative Writing for Unreliable STT-MRAM |
| Nov.5 | | Meng-Di Zhang ¹ , Hao Cai ^{*1,2} , Lirida Naviner ² ¹ National ASIC System Engineering Center, Southeast University, Nanjing, China; ² Télécom Paris, 19 place Marguerite Perey, Palaiseau, France |

Session B5 RF Circuit 1(ROOM B)

Session Chair: Prof. Yun Chen (Fudan University, China)

- 15:45 B5-1 **A CMOS Ka-Band Wireless Transceiver for Future Non-Terrestrial 6G Networks**
Nov.5 (Invited) Atsushi Shirane*, Yun Wang, Kenichi Okada
Department of Electrical and Electronic Engineering, Tokyo Institute of Technology,
Tokyo, Japan
- 16:15 B5-2 **Analysis and Design of Broadband, Transformer Based Matching Network**
Nov.5 Chen Xing¹, Guixiang Jin¹, Tong Li¹, Na Yan^{1*}, Yong Chen², Yue Lin², Hongtao Xu^{1,2}
¹State Key Laboratory of ASIC & System, Fudan University, Shanghai, China; ²ICLegend
Micro Co., Ltd., Shanghai, China
- 16:30 B5-3 **The Ultra-Wideband 0.5-15GHz LNA for Reconfigurable Receiver System in 28 nm CMOS**
Nov.5 Zhen-Feng Hu, Ma-Liang Liu*, Rui-Xue Ding, Zhang-Ming Zhu, Yin-Tang Yang
School of Microelectronics, Xidian University, Xi'an, China; 2 Taibai Road, Xi'an, Shanxi
Province, China
- 16:45 B5-4 **A Ka-Band High-Gain and Wideband mmW Down-Conversion Mixer for 5G Communication Applications**
Nov.5 Rongsheng Bao¹, Shengyu Rao¹, Chunqi Shi¹, Jinghong Chen^{2*}, Guangsheng Chen³, and
Runxi Zhang^{1*}
¹Institute of Microelectronic Circuits and Systems, East China Normal University,
Shanghai, China; ²Department of Electrical and Computer Engineering, University of
Houston, Houston, USA; ³Shanghai Eastsoft Microelectronics Co. Ltd., Shanghai, China

Session C5 Photoelectron and TFT 2(ROOM C)

Session Chair: Dr. Nadine Collaert (imec, Belgium)

- 15:45 C5-1 **Monolithic Integration of Fluorinated Metal-Oxide Thin-Film Transistor and Hydrogenated Amorphous Silicon Photo-Diode**
Nov.5 (Invited) Man Wong*, Sisi Wang, Zhichao Zhou
Department of Electronic and Computer Engineering, The Hong Kong University of
Science and Technology, Clear Water Bay, Kowloon, Hong Kong
- 16:15 C5-2 **Reliability of Flexible LTPS TFTs under Dynamic Mechanical Stress**
Nov.5 (Invited) Bin Li, Xiangyuan Yin, Wei Jiang, Mingxiang Wang*
, Dongli Zhang, Huaisheng Wang
School of Electronic and Information Engineering, Soochow University, Suzhou, China
- 16:45 C5-3 **A dual-gate IGZO Source-Gated transistor based on field modulation by TCAD simulation**
Nov.5 Ni Li, Zhao Rong, Lining Zhang*, Min Zhang*
School of Electronic and Computer Engineering, Peking University, Shenzhen, China

Session D5 Power Device and Reliability 1(ROOM D)

Session Chair: Prof. Mario Lanza (Soochow University, China)

- 15:45** **D5-1** **Defect loss and its physical processes**
Nov.5 **(Invited)** Jian Fu Zhang*, Meng Duan, Mehzabeen Mehedi, Kean Hong Tok, Zeliang Ye, Zhigang Ji, and Weidong Zhang
School of Engineering, Liverpool John Moores University, Liverpool L3 3AF, UK
- 16:15** **D5-2** **Research on Low Frequency Power Loss of IGBT**
Nov.5 Xiao-Liang Chen^{1,2*}, Tian Chen², Zhong-Jian Qian², Feng Xu², Wei-Feng Sun¹
¹National ASIC System Engineering Research Center, School of Electronic Science & Engineering, Southeast University, Nanjing, P. R. China; ²China Resources Microelectronics Co., Ltd, Wuxi, P. R. China
- 16:30** **D5-3** **A Novel SOI-LIGBT With Short-Circuit and Over-Current Self-Protection**
Nov.5 Moufu Kong*, Jiabin Guo, Bingke Zhang, Jiawei Xu, Ke Huang, Bin Wang
State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China
- 16:45** **D5-4** **An Improved SPICE Based Behavior Model for Non-Snapback TVS Devices with Ultra-low Turn-on Resistance**
Nov.5 Yanlin Nie^{1*}, Qiupei Huang¹, Jizhi Liu¹, Zhiwei Liu¹
¹University of Electronic Science and Technology of China, Chengdu, Sichuan Province, P.R. China
- 17:00** **D5-5** **Experimental and Theoretical Study on EMI Noise of Superjunction MOSFET with Different Pillar Doping**
Nov.5 Min Ren ^{1*}, Qiao Guo¹, Xuefan Zhang¹, Qingying Lei¹, Xin Zhang², Songrong Wu³, Wei Gao¹, Zehong Li¹, Bo Zhang¹
¹State key Laboratory of Electronic Thin Films and Integrated device, University of Electronic Science and Technology of China, Chengdu, Sichuan, P. R. China; ²Wuxi China Resources Huajing Microelectronics Co. LTD, Wuxi, Jiangsu, P. R. China; ³Key Laboratory of Magnetic Suspension Technology and Maglev Vehicle, Ministry of Education, Chengdu, Sichuan, China
- 17:15** **D5-6** **The Superjunction Device with Optimized Process Window of Breakdown Voltage**
Nov.5 Min Ren^{1*}, Lv-Qiang Li¹, Yaoyao Lan¹, Rong-yao Ma², Xin Zhang², Fang Zheng², Wei Gao¹, Ze-Hong Li¹, Bo Zhang¹
¹State key Laboratory of Electronic Thin Films and Integrated devices, University of Electronic Science and Technology of China, Chengdu, P. R. China; ²China Resources Microelectronics Co. LTD, Wuxi, Jiangsu, P. R. China
- 17:30** **D5-7** **High Performance Termination of Power Devices with Multi-epi Method**
Nov.5 Yu-Zhen Liu¹, Ze-Hong Li^{1*}, Tao Yu², Lu-ping Li¹, Hong Li², Min Ren¹, Jin-ping Zhang¹, Wei Gao¹, Bo Zhang¹
¹State Key Laboratory of Electronic Thin Films and Integrated Devices, Chengdu, China; ²Wuxi China Resources Huajing Microelectronics Co., Ltd, Wuxi, China
- 17:45** **D5-8** **High Performance Carrier Stored Trench Bipolar Transistor with Shield Emitter Trench**
Nov.5 Jinping Zhang^{1,2*}, Pengjiao Wang¹, Rongrong Zhu¹, Xiang Xiao¹, Zehong Li¹, Bo Zhang¹
¹State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China; ²Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China

Session E5 AI and IoT (Process & Device)(ROOM E)

Session Chair: Ming Li (Peking University)

- 15:45 E5-1 **Memristive devices and arrays for neuromorphic computing**
Nov.5 (Invited) J. Joshua Yang
Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA
- 16:15 E5-2 **Low dimensional materials and devices for neuromorphic computing**
Nov.5 (Invited) Qi Chen¹, Yue Zhou¹, Yangyang Chen¹, Boyi Dong¹, Hui Yang¹, Zijian Tang¹, Xinchen Deng¹, Kexin Chen¹, Fuwei Zhuge², Yuhui He^{1*}
¹School of Optical & Electronic Information, Huazhong University of Science & Technology, China; ²School of Materials Science & Engineering, Huazhong University of Science & Technology, China
- 16:45 E5-3 **Impact of RTN and Variability on RRAM-Based Neural Network**
Nov.5 (Invited) P. Freitas, Z. Chai, *W. Zhang, J. F. Zhang, J. Marsland
Department of Electronics and Electrical Engineering, Liverpool John Moores University, Liverpool L3 3AF, UK
- 17:15 E5-4 **Ferroelectric Transistors for Synaptic Devices: Challenges and Prospects**
Nov.5 (Invited) Shimeng Yu*, Panni Wang, Xiaochen Peng, and Yandong Luo
Georgia Institute of Technology

Session Poster Session II circuit design

Session Chair: Prof. Huihua Yu (Fudan University, China)

- 18:00 P2-1 **An IOSGO-CFAR Algorithm based on Clutter Classification and Recognition**
Nov.5 Lintao Li¹, Jiangyi Shi^{1*}, Yuanyuan Li¹, Zhaowei Su¹, Xuan Liu¹
¹School of Microelectronics, XiDian University, Xian, China
- 18:05 P2-2 **An Integrated SoC for Image Processing in Space Flight Instruments**
Nov.5 Xuan Liu¹, Jiangyi Shi^{1*}, Zhaowei Su¹, Lintao Li¹
¹School of Microelectronics, XiDian University, Xian, China
- 18:10 P2-3 **Self-optimizing Two-layer Network-on-Chip Based on Dominant Network-Flow Adaption**
Nov.5 Yue Duan*, Jianwei Yang*, Jun Han*, Xiaoyang Zeng*
*State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
- 18:15 P2-4 **Single Image Super-Resolution Neural Network Using Frequency Domain Information**
Nov.5 Yi Zhang, Minge Jing*, Yibo Fan, Xiaoyang Zeng
State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
- 18:20 P2-5 **A CRCLA Task Partition Algorithm Combining Genetic Algorithm and Clustering Based Partitioning Algorithm**

| | | |
|-------|-------|---|
| Nov.5 | | Yulei Zhang ^{1*} , Jinfu Xu ¹ , Wei Li ¹ , Longmei Nan ² , Tao Chen ¹ ¹ Institution of Information Science and Technology, Zhengzhou 450001, China; ² Fudan University, Shanghai, China |
| 18:25 | P2-6 | Research on Secure JTAG Debugging Model Based on Schnorr Identity Authentication Protocol Nov.5 Wang Kai ^{1*} , Li Wei ¹ , Chen Tao ¹ , Nan Longmei ² ¹ Key Laboratory of Information Security, Information Engineering University, Zhengzhou 450001, China; ² Department of Microelectronics, Fudan University, Shanghai, China |
| 18:30 | P2-7 | Design and Implementation of Cryptographic Instruction Set Nov.5 Mengni Bie ^{1*} , Wei Li ¹ , Tao Chen ¹ , Longmei Nan ² ¹ Information Engineering University, Zhengzhou, China; ² Department of Microelectronics, Fudan University, Shanghai, China |
| 18:35 | P2-8 | An Enhanced Data Cache with In-Cache Processing Units for Convolutional Neural Network Accelerators Nov.5 Yu-Chao Zhou, Mai Lei, Yong-Liang Zhang, Quan Zhang, Jun Han State Key Laboratory of ASIC and System, Fudan University, Shanghai, China |
| 18:40 | P2-9 | IDLA: An Instruction-based Adaptive CNN Accelerator Nov.5 Peng Gao ¹ , Zhize Huang ¹ , Hanchen Ye ² , Gengsheng Chen ^{1*} ¹ State Key Laboratory of ASIC and System, Fudan University, No.825 Zhangheng Road, Shanghai, China; ² University of Illinois at Urbana-Champaign, 1308 W Main St, Urbana, Illinois 61801, US |
| 18:45 | P2-10 | An FPGA Based Heterogeneous Accelerator for Single Shot MultiBox Detector (SSD) Nov.5 Liang Cai ¹ , Feng Dong ² , Ke Chen ² , Kehua Yu ² , Wei Qu ² , Jianfei Jiang ^{1*} ¹ Department of Microelectronics and Nanoscience, Shanghai Jiao Tong University, Shanghai, China; ² Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China |
| 18:50 | P2-11 | 28nm 4Mb 1T-1MTJ STT-MRAM Circuits with Ultra-low Power Read Scheme Nov.5 Si Wen Zheng ¹ , Jin Shun Bi ^{1,2*} , Kai Xi ^{1,2*} , Bo Li ^{1,2*} ¹ University of Chinese Academy of Sciences, Beijing, China ² Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China |
| 18:55 | P2-12 | Novel Radiation Hardened Memory Cell Design for Nanometer Technology Nov.5 Li-Yi Xiao ^{1*} , Hong-Chen Li ¹ , Jie Li ¹ , He Liu ¹ ¹ Microelectronic center, Harbin Institute of Technology, Harbin, China |
| 19:00 | P2-13 | Scheme of Hardware Trojans Isolation for Switch Chip Buffer Nov.5 Xiang-yu Li, Li-ji Wu [*] , Xiang-min Zhang ¹ Institute of Microelectronics, Tsinghua University, Beijing, China |
| 19:05 | P2-14 | A 16-bit Arithmetic Logic Unit Design by Using Gate Diffusion Input Nov.5 Yihang Duanmu ¹ , Jianguo Yang ² , Jinbao Li ¹ , Xiaoyong Xue ^{1*} , Minge Jing ¹ , Xiaoyang Zeng ¹ ¹ State Key Lab of ASIC and System, School of Microelectronics, Fudan University, 825 Zhangheng Rd, Shanghai, China; ² Zhejiang Lab, Hangzhou, China |
| 19:10 | P2-15 | A Pico-second Resolution Sensor of NTV DFF Timing Variation with Cancelling Errors |

| | | |
|--------------|--------------|--|
| | | from PVT and RC Delay along Testing Path |
| Nov.5 | | Wang Wang, Shuming Cui, Yinyin Lin* ¹ ASIC and System State Key Laboratory, Fudan University, Shanghai |
| 19:15 | P2-16 | A Novel In-MRAM Multiplier Using Toggle Spin Torques Switching |
| Nov.5 | | Kang-Xiang Xiong, Hao Cai National ASIC System Engineering Center, Southeast University, Nanjing, China |
| 19:20 | P2-17 | A LPDDR4X Low Jitter Driver Scheme with High Speed |
| Nov.5 | | Yinchuan Gu ^{1*} , Jake Jung ¹ , Chris Eom ¹ , Brian Lee ¹ , Edwin Kim ¹ , Kanyu Cao ¹ , Yiming Zhu ¹ ¹ Design Department CXMT, Hefei, China |
| 19:25 | P2-18 | A 2-stage with 3-stack Comparator with Common Mode Range Extension Technique for Mobile DRAM Interface |
| Nov.5 | | Tao Zhang ^{1*} , Jake Jung ¹ , Chris Eom ¹ , Brian Lee ¹ , Edwin Kim ¹ , Kanyu Cao ¹ , Yiming Zhu ¹ ¹ Design Department CXMT, Hefei, China |
| 19:30 | P2-19 | OTA-C Filter Based on the Low Noise and HD3 Transconductance for ECG Detection |
| Nov.5 | | Bo Lin ¹ , Zhiqiang Gao ^{*1} , Hongjun Li ² , Jing Xu ² ¹ Microelectronics Center, Harbin Institute of Technology, Harbin, China; ² The 13th research institute of China electronics technology corporation |
| 19:35 | P2-20 | A Feedback Loop-based Timing Adaptive Corrected Circuit |
| Nov.5 | | Jun Liu ^{1*} , Lin Zhang ² , Yabo Ni ¹ , Jia Liu ¹ , Xianjie Wan ¹ , Yi Ding ¹ , Dongbing Fu ² ¹ National Key Laboratory of Analog Integrated Circuits Chongqing, CHINA; ² Sichuan Institute of Solid-State Circuits Chongqing, CHINA |
| 19:40 | P2-21 | A low power readout circuit for CMOS image sensor |
| Nov.5 | | Ming Chen ¹ , Li Zhou ¹ , Yang-Jun Yang ² , Cheng-Bin Zhang ¹ , Kun-Yu Wang ¹ , Cen Gao ¹ , Wen-Jing Xu ¹ , Jie Chen ^{1*} ¹ Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China; ² ZunYi Normal University, Zunyi, China |
| 19:45 | P2-22 | A Design of 16-bit High Speed DAC with Segmented R2R Load |
| Nov.5 | | Jun Liu ^{1*} , Dan Ma ² , Xianjie Wan ¹ , Weidong Yang ¹ , Dongbing Fu ² ¹ National Key Laboratory of Analog Integrated Circuits Chongqing, CHINA; ² Sichuan Institute of Solid-State Circuits Chongqing, CHINA |
| 19:50 | P2-23 | A Low Noise Precision Operational Amplifier |
| Nov.5 | | Cheng-He Wang ¹ , Liang Guo ^{1*} , Yuan-Jie Zhou ¹ ¹ Sichuan Institute of Solid-State Circuits, Chongqing, China |
| 19:55 | P2-24 | An Impedance Calibration Method Based on Temperature and Process Monitor for LPDDR5 Interface |
| Nov.5 | | Miao Bai, Xiaofei Wang, Jing Jin, Tingting Mo Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China. |
| 20:00 | P2-25 | Highly Reconfigurable Performance Monitoring Unit on RISC-V |

Nov.5

Mai Lei, Tian-Yu Yin, Yu-Chao Zhou, Jun Han

State Key Laboratory of ASIC and System, Fudan University, Shanghai, China

Panel Session

08:30 **Topics: We are entering the Artificial Intelligence Era. Besides the applications and mathematical algorithms which most of us have been hearing about, what major changes do you expect that the AI would bring to the device and design technology world?**

Nov.6 Mediator: Shaofeng Yu, Fudan University

Panelists: Yuchao Yang, Peking University

Shimeng Yu, Georgia Tech

Eddy Simoen, IMEC

Haruo Kobayashi, Gunma University

Meikei leong, HK-UMC

Antony Fan, Synopsys

Session A6 Clock Circuit (ROOM A)

Session Chair: Prof. Yue Shi (University of Electronic Science and Technology of China, China)

10:00 **A6-1** **Design of High-Performance Phase-Locked Loop Using Hybrid Dual-Path Loop Architecture: an Overview (Invited Paper)**

Nov.6 **(Invited)** Zhao Zhang¹ and Nanjian Wu^{2,3*}

¹Graduate School of Advanced Science and Technology, Hiroshima University; ²State Key Laboratory of Superlattice and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences; ³Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences.

10:30 **A6-2** **A Multi-band CMOS VCO Based on Triple-coil Inductors**

Nov.6 Peng-Fei Yu¹, Zhi-Jian Chen^{1*}, Bin Li¹, Xiao-Ling Lin², Chang-Jian Zhou^{1*}

¹School of Microelectronics, South China University of Technology Guangzhou; ²Electronic Product Reliability and Environmental Testing Research Institute.

10:45 **A6-3** **A Bandwidth Adjusted PLL for Fast Chirp FMCW Radar Application**

Nov.6 Yu Xue, Chao Yang, Xiaoming Liu, Jing Jin*

Center for Analog/RF Integrated Circuits (CARFIC), Department of Micro/Nano Electronics, Shanghai Jiao Tong University.

11:00 **A6-4** **An Extended Range Multi-Modulus Divider with Seamless Switching at Extended Division Boundary**

Nov.6 Wenzheng Wang, Chao Yang, Yuan Liu, Jing Jin*

Center for Analog/RF Integrated Circuits (CARFIC), Department of Micro/Nano Electronics, Shanghai Jiao Tong University.

11:15 **A6-5** **Design of a Dual-Band Injection Locked Frequency Tripler with Sixth-Order Transformer-Based LC Tank**

Nov.6 Xiaoyan Wan¹, Wei Luo¹, Na Yan^{1,2*}, Yong Chen², Yue Lin², Hongtao Xu^{1,2}

¹State Key Laboratory of ASIC and System, Fudan University; ²ICLegend Micro Co., Ltd; ³ICLegend Micro Intelligent (Suzhou) Co., Ltd

11:30 **A6-6** **Timing-based and Balanced Register Clustering in Near-threshold Voltage Clock Tree Design**

Nov.6

Xuexiang Wang^{1*}, Yongkang Dong², Jiangwei Liang¹, Hao Zhang¹

¹National ASIC System Engineering Research Center, School of Electronic Science & Engineering, Southeast University; ²School of Software, Southeast University.

Session B6 RF Circuit 2 (ROOM B)

Session Chair: Prof. Atsushi Shirane (Tokyo Inst of Technology, Japan)

- 10:00 B6-1 CMOS Transformer Design for X-band Power Amplifier Applications**
Nov.6 (Invited) Zhichao Li*, Shiheng Yang[†], Hang Liu* and Kiat Seng Yeo*
*Singapore University of Technology and Design; [†]University of Electronic Science and Technology of China.
- 10:30 B6-2 A Real-Time 2.4-GHz Doppler Radar System with All Functionalities on Board for Vital Signal Detection**
Nov.6 Wei Ma¹, Zhiming Xiao¹, Dongyang Tang², Fei Liu¹, Weibo Hu^{1*}
¹ICSS-LAB (SZ), College of Electronic Information and Optical Engineering, Nankai University, TJ, ²College of Engineering, Texas Tech University
- 10:45 B6-3 Design of An Efficient Wideband Quadrature Generator for Multiple Receivers Based on Poly-Phase Filter**
Nov.6 Wei Luo¹, Na Yan^{1,*}, Yong Chen², Yue Lin², Hongtao Xu¹
¹State Key Laboratory of ASIC and System, Fudan University; ²ICLegend Corporation, Shanghai.
- 11:00 B6-4 Design of a Wideband CMOS Digital Step Attenuator with High Accuracy and Low Phase Error**
Nov.6 Chen-Chen Yang¹, Na Yan^{1,*}, Tong Li¹, Yong Chen^{2,3}, Yue Lin^{2,3}, Hongtao Xu
¹State Key Laboratory of ASIC and System, Fudan University; ²ICLegend Corporation, Shanghai; ³ICLegend Micro Intelligent (Suzhou) Co., Ltd

Session C6 Power Device and Reliability (ROOM C)

Session Chair: Prof. Jian Fu Zhang (Liverpool John Moores University, UK)

- 10:00 C6-1 Technological Development in Pursuit of High-Performance Normally-off GaN-based HEMTs**
Nov.6 (Invited) Wei-Chih Cheng¹, Guangnan Zhou¹, Fanming Zeng¹, Yang Jiang¹, Lingli Jiang¹, Qing Wang^{1,2*}, and Hongyu Yu^{1,3,4*}
¹School of Microelectronics, Southern University of Science and Technology; ²Dongguan Institute of Opto-Electronics Peking University; ³Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education; ⁴Shenzhen Institute of Wide-bandgap Semiconductors.
- 10:30 C6-2 Dynamic V_{th} in p-GaN Gate Power HEMTs and Its Impacts upon Power Switching Circuits**
Nov.6 (Invited) Jin Wei^{1,2*}, Han Xu², Ruiliang Xie², and Kevin J. Chen^{2*}
¹Institute of Microelectronics, Peking University; ²Dept. of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong
- 11:00 C6-3 Narrow Gate Trench Power MOSFETs with Stepped Field Plate and Polysilicon Bridge**
Nov.6 Zhengkang Wang, Ming Qiao*, Ruidi Wang, Zhaoji Li, Bo Zhang

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China.

| | | |
|-------|------|--|
| 11:15 | C6-4 | Improvement of Failure Current in Modified Later Silicon-Controlled Rectifier Device with N-type Floating Region Junmin He ¹ , Yize Wang ¹ , Yi Hu ² , Dunshan Yu ¹ , Yuan Wang ^{1*} ¹ Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University, Beijing Smart-Chip Microelectronics Technology Co., Ltd. |
| Nov.6 | | |
| 11:30 | C6-5 | A Novel SiC MOSFET with Embedded Unipolar Diode Xiaojie Xu ¹ , Xiaochuan Deng ^{1*} , Yunpeng Xing ¹ , Yi Wen ¹ , Zhiqiang Li ² , Xu Li ¹ , Bo Zhang ¹ ¹ School of Electronic Science and Engineering, University of Electronic Science and Technology of China; ² Microsystem and Terahertz Research Center, China Academy of Engineering Physics. |
| Nov.6 | | |
| 11:45 | C6-6 | Investigation of Surge Current Reliability of 1200V Planar and Trench SiC MOSFET Wei Huang ¹ , Xiaochuan Deng ^{1,2*} , Xu Li ^{1,2} , Yi Wen ^{1,2} , Xuan Li ¹ , Zhiqiang Li ³ , Bo Zhang ¹ ¹ School of Electronic Science and Engineering, University of Electronic Science and Technology of China; ² Institute of Electronic and Information Engineering in Guangdong, University of Electronic Science and Technology of China; ³ Microsystem and Terahertz Research Center, China Academy of Engineering Physics, Mianyang. |
| Nov.6 | | |
| 12:00 | C6-7 | A New Semi-SJMOS for Improving the Reverse Recovery Soft and Dynamic Avalanche of the Body Diode Le Su ^{1*} , Cai-Lin Wang ² , Wu-Hua Yang ³ Department of Electronic Engineering, Xi'an University of Technology, Xi'an Key Laboratory of Power Electronic Devices and High Efficiency Power Conversion. |
| Nov.6 | | |

Session D6 Memory Technology (ROOM D)

Session Chair: Prof. You Yin (Gunma University, Japan)

| | | |
|-------|-----------|--|
| 10:00 | D6-1 | Low-voltage operation of high-density ferroelectric domain wall memory An Quan Jiang ^{1*} , Jun Jiang ¹ , Chao Wang ¹ ¹ School of Microelectronics, Fudan University. |
| Nov.6 | (Invited) | |
| 10:30 | D6-2 | Read Disturbs in Triple-Level-Cell (TLC) 3D Charge-trap (CT) NAND Flash Memory Jiezhi Chen School of Information Science and Engineering, Shandong University. |
| Nov.6 | (Invited) | |
| 11:00 | D6-3 | SCMOS: Series-Connected Memristor-only Stateful Logic Zhiwei Li ^{1*} , Xi Zhu ¹ , Nan Li ¹ and Hongchang Long ¹ ¹ College of Electronic Science and Technology, National University of Defense Technology. |
| Nov.6 | | |
| 11:15 | D6-4 | Electrokinetic analysis of measured memristive characteristics in nanochannel-based interfacial memristor Ke-Xin Chen ¹ , Yue Zhou ¹ , Yao-Yao Fu ¹ , Yu-Hui He ^{1*} and Xiang-Shui Miao ^{1*} ¹ Wuhan National Laboratory for Optoelectronics, School of Optical and Electronic Information, Huazhong University of Science and Technology. |
| Nov.6 | | |

| | | |
|-------|------|---|
| 11:30 | D6-5 | A DTCO approach on DRAM bit line capacitance and sensing margin improvement |
| Nov.6 | | Qinghua Han*, Mengfeng Cai, Blacksmith Wu, Kanyu Cao PRD Division, ChangXin Memory Tech. co., Hefei |
| 11:45 | D6-6 | Comprehensive Investigations on Data Pattern Dependences in Charge-trap (CT) 3D NAND Flash Memory |
| Nov.6 | | Yachen Kong, Xueyang Peng, Fei Wang, Menghua Jia, Xuepeng Zhan, Yuan Li, Jiezhong Chen* School of Information Science and Engineering, Shandong University. |
| 12:00 | D6-7 | Memory Modeling with Dynamic Time Evolution Method for Neuromorphic Circuit Simulations |
| Nov.6 | | Xiaoqing Huang ¹ , Xuhui Chen ¹ , Huifang Hu ¹ , Haotian Zhong ¹ , Lining Zhang ^{1*} , Mansun Chan ² , Ru Huang ³ ¹ School of Electronic and Computer Engineering, Peking University; ² HKUST Shenzhen Research Institute, Shenzhen; ³ Institute of Microelectronics, Peking University. |

Session A7 EDA 1 (ROOM A)

Session Chair: Dr. Antony Fan (Synposys, USA)

| | | |
|-------|-----------|--|
| 13:30 | A7-1 | An Input-Sensitive Dynamic Power Modeling Methodology for AI Chips in Black-Box Form |
| Nov.6 | (Invited) | Linfeng Zheng, Hui Zhao, Wei Gao and Pingqiang Zhou School of Information Science and Technology, ShanghaiTech University |
| 14:00 | A7-2 | Reinforcement Learning Driven Physical Synthesis |
| Nov.6 | (Invited) | Zhuolun He, Lu Zhang, Peiyu Liao, Yuzhe Ma, Bei Yu Department of Computer Science and Engineering The Chinese University of Hong Kong |
| 14:30 | A7-3 | Hybrid III-V/Si-CMOS PDK for Monolithic Heterogeneously-Integrated III-V/Si Technology Platforms |
| Nov.6 | (Invited) | Siau Ben Chiah ¹ , Xing Zhou ^{1*} , Binit Syama ¹ , Kenneth Eng Kian Lee ² , Cheng Yeow Ng ² , Eugene A. Fitzgerald ^{2,3} ¹ School of Electrical and Electronic Engineering, Nanyang Technological University |
| 15:00 | A7-4 | Complex Placement Region Handling Based on Electrostatic System Modeling |
| Nov.6 | | Yongyi Guo ¹ , Yingjie Wu ¹ , Zhipeng Huang ² and Jianli Chen ² ¹ College of Mathematics and Computer Science, Fuzhou University; ² Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University. |
| 15:15 | A7-5 | An Enhanced Heuristic Layer Assignment Method in Global Routing |
| Nov.6 | | Jin-Wei Chen ¹ , Zhi-Xiong Di ^{1*} , Jia-Jie Chen ² , Quan-Yuan Feng ¹ , Jiang-Yi Shi ³ ¹ The School of Information Science and Technology, Southwest Jiaotong University; ² Shanghai Academy of Spaceflight Technology; ³ School of Microelectronics, XiDian University. |
| 15:30 | A7-6 | Detailed Routing Short Violations Prediction Method Using Graph Convolutional Network |
| Nov.6 | | Xuan Chen ¹ , Zhi-Xiong Di ^{1*} , Wei Wu ¹ , Quan-Yuan Feng ¹ , Jiang-Yi Shi ² |

Session B7 Data Converter 1 (ROOM B)

Session Chair: Prof. Sujuan Liu (Beijing University of Technology)

- 13:30** **B7-1** **A 14bits 1GSPS Pipelined-SAR ADC with digital background calibration**
Nov.6 **(Invited)** Xizhu Peng, Zhuoqun Zhong, Na Wu, Ruogu Hua, Yuefeng, Li, Haoyu Zhuang and He Tang
University of electronic science and technology of China
- 14:00** **B7-2** **An Input Frequency Insensitive Minimalism SAR with Semi-Synchronous Logic for Time-Interleaving Applications**
Nov.6 Ning Ding¹, Yu-song Mu¹, Jia-qi Jiang¹, Hong-bo Zhang¹, Yu-chun Chang^{1*}
¹College of Electronic Science & Engineering, Jilin University.
- 14:15** **B7-3** **A 10-bit 200MS/s SAR ADC with reference buffer in 40nm CMOS**
Nov.6 Jingfu Chen¹, Xinpeng Xing^{1*}, Zhanpeng Yang¹, Haigang Feng¹, Zihua Wang²
¹Tsinghua Shenzhen International Graduate School, Tsinghua University; ²Institute of Microelectronics, Tsinghua University.
- 14:30** **B7-4** **A Split-Based Neural Network Calibrator for SAR-Pipelined ADC on FPGA**
Nov.6 Min Chen¹, Chenhui Zhou¹, Wenbin He¹, Fan Ye¹ and Junyan Ren^{1*}
¹State-key Laboratory of ASIC and System, Fudan University
- 14:45** **B7-5** **All-Digital Background Calibration for Time-Interleaved ADC Using Differential Fir Filter**
Nov.6 Jiang-Bo Wei, Ma-Liang Liu*, Zhang-Ming Zhu, Yin-Tang Yang
School of Microelectronics, Xidian University.
- 15:00** **B7-6** **All-Digital Calibration Technology Based on Sign Judgment for TIADC Timing Mismatch**
Nov.6 Chen Hongmei^{1*}, Xiao Rui², Yin Yongsheng, Deng Honghui, Meng Xu
¹Department of Microelectronics, Hefei University of Technology.
- 15:15** **B7-7** **Adaptive Nonlinear Mismatch Calibration Technique for TIADC Based on Memory Polynomial Model**
Nov.6 Sujuan Liu*, Zhonghou Zhang, Can Liang, Chunqi Qian
College of Microelectronics, Beijing University of Technology

Session C7 MEMS and Sensors (ROOM C)

Session Chair: Prof. Weidong Zhang (Liverpool John Moores University, UK)

- 13:30** **C7-1** **Highly-Sensitive FET-based Sensor via Heterogeneous Selective-Assembling Integration of Porphyrin and Silicon Nanowires**
Nov.6 **(Invited)** Xiaokang Li¹, Bocheng Yu¹, Gong Chen¹ and Ming Li^{1,2}
¹Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University; ²Frontiers Science Center for Nano-optoelectronics, Peking University.
- 14:00** **C7-2** **A Micromachined Multimodal Probe Technology for Ischemia Muscle Monitoring**

| | | |
|-------|-----------|---|
| Nov.6 | (Invited) | Y. T. Cheng ^{1*} and Y. S. Chen ² ¹ Microsystems Integration Laboratory, Institute of Electronics Engineering, National Chiao Tung University, HsinChu, Taiwan; ² Department of Cardiovascular Surgery, National Taiwan University Hospital, Taipei, Taiwan. |
| 14:30 | C7-3 | Ultrafast pyroelectric infrared photodetector enabled with singlecrystal ferroelectric thin films: design and modeling Xiaoxi Zhao ¹ , Guoyuan Li ¹ , Changjian Zhou ^{1*} ¹ School of Microelectronics, South China University of Technology. |
| 14:45 | C7-4 | GAS SENSING CMOS TRANSISTORS BASED ON SOI SUBSTRATE K. Xiao ¹ , J. Liu ¹ , X. Liu ¹ and J. Wan ^{1*} ¹ State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China . |
| 15:00 | C7-5 | A High Sensitivity Biosensor Based On Vertically Stacked Silicon Nanosheet-FET Fei-Chen Liu, Cong Li*, Jia-Min Guo, Hao-Feng Jiang, Hai-Long You, Yi-Qi Zhuang School of Microelectronics, Xidian University. |
| 15:15 | C7-6 | An Acceleration Technology in CMOS Image Sensor Readout Circuit Su-ChangXu, Guo-Zhongjie*,Li-Chen, Liu-Shen, Cao-Xitao, Han-Xiao School of Automation and Information Engineering, Xi'an University of Technology. |

Session D7 Memory Technology (ROOM D)

Session Chair: Prof. Jiang Anquan (Fudan University, China)

| | | |
|-------|------|---|
| 13:30 | D7-1 | Electric induced magnetization switching in all oxide structure and single metallic layer Nov.6 (Invited) Jingsheng Chen Department of Materials Science and Engineering, National University of Singapore. |
| 14:00 | D7-2 | Chalcogenides and their applications to advanced phase-change-devices toward future IoT era Nov.6 (Invited) You Yin*, Wataru Matsushashi, Koji Niiyama, Dai Nishijo, and Keita Sawao Division of Electronics and Informatics, Gunma University. |
| 14:30 | D7-3 | Impacts of Lateral Charge Migration on Data Retention and Read Disturb in 3D Charge-trap NAND Flash Memory Nov.6 Xueyang Peng, Fei Wang, Yachen Kong, Menghua Jia, Xuepeng Zhan, Yuan Li, Jiezh Chen* School of Information Science and Engineering, Shandong University. |
| 14:45 | D7-4 | Modified Dropout and Maxout based on the MNN for improving accuracy Nov.6 Chao Wang ¹ , Xiaojing Zha, Yinshui Xia* Faculty of Electrical Engineering and Computer Science, Ningbo University. |
| 15:00 | D7-5 | Impact of back-gate bias on single event upset in monolithic 3-D integrated 6T SRAM based on a 22 nm FD-SOI technology Nov.6 Jun-Jun Zhang ^{1,2,3} , Fan-Yu Liu ^{1,3*} , Bo Li ^{1,3} , Yang Huang ^{1,2,3} , Jin-Xing Cheng ⁴ , Ying Gao ⁴ , Can Yang ^{1,3} , Xiao-Hui Su ^{1,3} , Guo-Qing Wang ^{1,3} , Jia-Jun Luo ^{1,3} and Zheng-Sheng Han ^{1,3} |

¹Institute of Microelectronics, Chinese Academy of Sciences; ²University of Chinese Academy of Sciences; ³Key Laboratory of Silicon Device and Technology, Chinese Academy of Sciences; ⁴Beijing High Technique Institute.

| | | |
|-------|------|--|
| 15:15 | D7-6 | <p>A Novel Page-Forming Scheme with Ultra-Low Bit-Error-Rate and High Reliability on a 1Mb RRAM Chip</p> <p>Junyi Wang¹, Liyang Pan^{1,2,*}, Bin Gao^{1,2,*}, Dabin Wu¹, Jianshi Tang^{1,2}, Huaqiang Wu^{1,2,*}, He Qian^{1,2}</p> <p>¹Institute of Microelectronics, Beijing Innovation Center for Future Chips (ICFC), Tsinghua University; ²Beijing National Research Center for Information Science and Technology, Tsinghua University.</p> |
| Nov.6 | | |
| 15:30 | D7-7 | <p>A Novel Neural Network with Digital Synaptic Weights Based on 3D NAND Flash Array</p> <p>Xinhe Wang, Bin Gao*, Jianshi Tang, He Qian</p> <p>Institute of Microelectronics, Beijing Innovation Center for Future Chips (ICFC), Tsinghua University.</p> |
| Nov.6 | | |

Session A8 EDA 2 (ROOM A)

Session Chair: Prof. Xing Zhou (Nanyang Technological University, Singapore)

| | | |
|-------|-----------|---|
| 15:45 | A8-1 | <p>Deflated Restarting of Exponential Integrator Method for Efficient Transient Circuit Simulation</p> <p>Meng Zhang, Jiabin Li, Quan Chen</p> <p>¹Southern University of Science and Technology; ²Southern University of Science and Technology; ³Southern University of Science and Technology.</p> |
| Nov.6 | (Invited) | |
| 16:15 | A8-2 | <p>Advanced Circuit Verification for Robust Design</p> <p>Antony Fan, Joddy Wang, Vladimir Aptekar</p> <p>Analog and Mixed-Signal Simulation Synopsys Inc.</p> |
| Nov.6 | (Invited) | |
| 16:45 | A8-3 | <p>A Novel LUT Model for FET with Three-input Terminals</p> <p>Kai Dai, Jian-Ping Hu*, Ze-Qi Chen</p> <p>Faculty of Electrical Engineering and Computer Science, Ningbo University.</p> |
| Nov.6 | | |
| 17:00 | A8-4 | <p>A Statistical Analysis Method for Reliability Data of Aerospace Components Based on Association Rules</p> <p>Chengzhi Jiang*, Xiaoming Fan</p> <p>China Academy of Space Technology.</p> |
| Nov.6 | | |
| 17:15 | A8-5 | <p>Automatic design of analog integrated circuit based on multi-objective optimization</p> <p>Wei Mao, Jia-Hao Wei, Jing Wan*</p> <p>State key lab of ASIC and System, School of Information Science and Engineering, Fudan University.</p> |
| Nov.6 | | |
| 17:30 | A8-6 | <p>New Bidirectional Fast BDD Dynamic Reordering Algorithm</p> <p>Juntao Li¹, Yang Yang¹, Guanting Huo¹, Guoyong Huang², Yufeng Jin*¹</p> <p>¹Peking University Shenzhen Graduate School; ²SMIT Group Limited, Shenzhen.</p> |
| Nov.6 | | |
| 17:45 | A8-7 | <p>Improved Hierarchical IR Drop Analysis in Homogeneous Circuits</p> <p>Chengrui Zhang and Pingqiang Zhou</p> |
| Nov.6 | | |

Session B8 Data Converter 2 (ROOM B)

Session Chair: Fan Ye (Fudan University, China)

- | | | |
|----------------|------|---|
| 15:45 Nov.6 | B8-1 | <p>A High Linearity T&H circuit for 1GHz Pipeline ADC in 65nm CMOS</p> <p>H.J. Wu¹, Y. P. Zeng², X. L. Xing¹, N. Lin¹, and Q. Li^{3*}</p> <p>¹Fudan Microelectronics Co., Ltd, Shanghai, China; ²No.58, China Electronic Technology Group Corporation, Wuxi, China; ³Shanghai Fudan Microelectronic Co.Ltd</p> |
| 16:00 Nov.6 | B8-2 | <p>A VCO-Based Continuous Time Delta-sigma ADC with An Alternative Feedforward Scheme VCO</p> <p>Mengying Hu, Yuekang Guo, Jing Jin*</p> <p>Center for Analog/RF Integrated Circuits (CARFIC), Department of Micro/Nano Electronics, Shanghai Jiao Tong University</p> |
| 16:15 Nov.6 | B8-3 | <p>A 10-bit 60MHz-BW Continuous-Time Delta-Sigma ADC for wireless applications in 40nm CMOS</p> <p>Ze Wang¹, Xinpeng Xing^{1*}, Xueqian Shang¹, Yi Ke² and Zhihua Wang¹</p> <p>¹Tsinghua Shenzhen International Graduate School; ²Silicon Integrated Co. Ltd</p> |
| 16:30 Nov.6 | B8-4 | <p>A Fast Settling Low Noise Ring Amplifier for High Speed Pipelined SAR ADCs</p> <p>Longbo Fan, Bingbing Ma, Na Yan*, Yun Yin, Hongtao Xu</p> <p>State Key Laboratory of ASIC & System, Fudan University.</p> |
| 16:45 Nov.6 | B8-5 | <p>A Multi-Channel 12 bit, 100Ksps 0.35um CMOS ADC IP core for Security SoC</p> <p>Byambajav Ragchaa¹, Liji Wu^{1*}, Xiangmin Zhang², Honghao Chu³</p> <p>²Tsinghua National Laboratory for Information Science and Technology; Institute of Microelectronics, Tsinghua University</p> |
| 17:00 Nov.6 | B8-6 | <p>Design of The Delta-Sigma Digital-to-Analog Converter For High-Resolution Micro-Nano Satellite Applications</p> <p>Zhiqiang Gao^{1*}, Bo Luan¹, Shuai Lin¹, Tengfei Li¹, and Jing Xu^{2*}</p> <p>¹Department of Microelectronics, Harbin Institute of Technology, Harbin, China; ²The 13th research institute of China electronics technology corporation, Shijiazhuang, China</p> |
| 17:15 Nov.6 | B8-7 | <p>A Digital Synthesizable Full Common-mode Input Range Dynamic Voltage Comparator</p> <p>Min Li*, Jue Wang, Xu Cheng, Jun Han, Xiaoyang Zeng</p> <p>State Key Laboratory of ASIC and System, Fudan University</p> |

Session C8 Device Simulation and Modeling (ROOM C)

Session Chair: Xiaoyan Liu (Peking U)

- | | | |
|----------------|-------------------|--|
| 15:45 Nov.6 | C8-1 (Invited) | <p>New Method for Variability and Reliability-aware Device-Circuit Co-Design</p> <p>Xiaoyan Liu^{1,2*}, Wangyong Chen, LinLin Cai, Gang Du, Xing Zhang</p> <p>¹Institute of Microelectronics, Peking University, Beijing, China; ²Beijing Engineering Research Center of Active Matrix Display, China</p> |
|----------------|-------------------|--|

| | | |
|-------|------|--|
| 16:15 | C8-2 | Impacts of Poly-Si Channel on Cell Variations in Vertical Scaled Charge-trap (CT) 3D NAND Flash Memory |
| Nov.6 | | Fei Wang, Xuepeng Zhan, Yuan Li, Jiezhi Chen* School of Information Science and Engineering (ISE), Shandong University. |
| 16:30 | C8-3 | Mathematic and Numerical analysis of Droplet-based Electricity Generator |
| Nov.6 | | Cui Wang ¹ , Antoine Riaud ^{1*} ¹ Department of Microelectronics, Fudan University. |
| 16:45 | C8-4 | A Novel High-Performance Bipolar GaN Diode Realized by Broadened Quantum Well and Three-Dimensional Carrier Sea |
| Nov.6 | | Zheng Wang, Chao Chen, Shengji Wang, Liang Li, Yuanzhe Yao* School of Information and Software Engineering, University of Electronic Science and Technology of China. |
| 17:00 | C8-5 | A Novel Enhancement-Type GaN HEMT with High Power Transmission Capability Using Extended Quantum Well Channel |
| Nov.6 | | Zheng Wang, Chengyu Che, Shengji Wang, Chao Chen, Zirui Wang, Yuanzhe Yao* School of Information and Software Engineering, University of Electronic Science and Technology of China. |
| 17:15 | C8-6 | Evaluation of Total Ionizing Dose Induced SER Variation Using Novel Transistor Degradation Model |
| Nov.6 | | Jin-Jin Shao ¹ , Rui-Qiang Song ^{1*} , Xiao-Yu Zhang ¹ College of Computer, National University of Defense Technology. |
| 17:30 | C8-7 | An Ultra-Low Gate Charge Shield Gate MOSFET with Pinch-Off Region and Schottky Contact |
| Nov.6 | | Ruidi Wang, Wenyang Bai, Ming Qiao*, Zhixuan Li, Zhengkang Wang, Bo Zhang State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China. |

Session D8 Device Simulation and Modeling (ROOM D)

Session Chair: Dr. Rui Yin (National IC Innovation Center, China)

| | | |
|-------|------|--|
| 15:45 | D8-1 | Electrothermal Model Parameters Extraction and Evaluation Based on BSIM-CMG for 7-nm Nanosheet Gate-All-Around Transistor |
| Nov.6 | | Ren-Hua Liu, Si-Qi Yang, Xiao-Jin Li*, Ya-Bin Sun, Yan-Ling Shi Shanghai Key Laboratory of Multidimensional Information Processing and the Department of Electrical Engineering, East China Normal University |
| 16:00 | D8-2 | An Efficient PWL Memristor Model Towards Circuit Design |
| Nov.6 | | Yufei Zhang, Zhiwei Li, Changlin Chen* College of Electronic Science and Technology, National University of Defense Technology. |
| 16:15 | D8-3 | Characterization Simulation of a Bulk MOSFET in Steady-State with SIPG Method |
| Nov.6 | | Jun-Yan Zhu ¹³ , Chen Song ^{2*} , Vincent Heuveline ² , Bo Li ¹ , Bin-Hong Li ¹ , Zheng-Sheng Han ^{13**} , Xin-Yu Liu ¹³ |

¹Institute of Microelectronics of the Chinese Academy of Sciences; ²Heidelberg University; ³University of Chinese Academy of Sciences.

| | | |
|-------|------|--|
| 16:30 | D8-4 | RC Tightened Corner Test structure Design and Silicon Characterization in FinFET Technology Lijie Sun ^{1*} , Zhen Zhou ² , Mengying Zhang ¹ , Guangxing Wan ¹ , Waisum Wong ¹ , Xiaojin Li ² , Yabin Sun ² , Yanling Shi ² ¹ Department of COT Design, Hisilicon Corporation, Shanghai; ² School of Communication & Electronic Engineering, East China Normal University. |
| 16:45 | D8-5 | Switching characteristics and simulated iodine vacancies distribution of halide perovskite RRAM Yu-Han Sun, ¹ Yang Huang, ¹ Ling-Zhi Tang, ¹ Chen Wang, ^{1*} ¹ School of Microelectronics, Dalian University of Technology. |
| 17:00 | D8-6 | RF GaN Device Model Survey and Model Parameter Extraction Flows Raj Sodhi, Roberto Tinti, Mark Dunn, Ma Long* PathWave Design Solutions (PSS), Keysight Technologies Inc. |

Session Poster Session III circuit design

Session Chair: Prof. Ngai Wong (The University of Hong Kong, Hong Kong SAR/China)

| | | |
|-------|------|--|
| 18:00 | P3-1 | A 100MS/s Linear Gain-Boosted Capacitively Degenerated Dynamic Amplifier for Pipelined ADCs Ziwei Li, Wenbin He, Yan Wang, Fan Ye* and Junyan Ren State Key Laboratory of ASIC and System Fudan University, Shanghai, China |
| 18:05 | P3-2 | An Energy-Efficient Dynamic Comparator with Push-Pull Cross-Coupled Pre-Amplifier for SAR ADCs Ziwei Li, Wenbin He, Chenhui Zhou, Fan Ye* and Junyan Ren State Key Laboratory of ASIC and System Fudan University, Shanghai, China |
| 18:10 | P3-3 | A CMOS Readout Circuit with Low Detection Limit and High Linearity for Perovskite-based Direct X-ray Detector Hao Li ¹ , Guang-Da Niu ^{1,2} , Zheng Nie ¹ , Jiang Tang ^{1,2} , Dong-Sheng Liu ^{1,2*} ¹ School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China; ² Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China |
| 18:15 | P3-4 | A Low-Pass Sense and Control Circuit for Switching Amplifier in Wideband Hybrid Envelope Tracking Supply Modulator Xueli Zhang, Peng Xu, Zhiliang Hong* State Key Laboratory of ASIC & System, Fudan University, Shanghai, China |
| 18:20 | P3-5 | A 187-pW 51-ppm/°C Self-Adjusting Voltage Reference Circuit Mingwei Zhu ^{1,2} , Kaixuan Du ^{1,2} , Tianqiao Wu ^{1,2} , Changwu Song ^{1,2} and Le Ye ^{2,3*} ¹ School of Electronics and Information Engineering, Anhui University, Hefei, 230601, China; ² Key Laboratory of Microelectronic Devices and Circuits (MOE) Institute of Microelectronics, Peking University, Beijing, China; ³ Information Technology Institute, Peking University, Tianjin Binhai, China |

| | | |
|-------|-------|---|
| 18:25 | P3-6 | A 0.9V All Digital Synthesizable OPAMP with Boosted Gain and Widened Common Mode Input Range |
| Nov.6 | | Yiren Liu, Baijie Zhang*, Xu Cheng, Jun Han, Xiaoyang Zeng State Key Laboratory of ASIC and System, Fudan University, Shanghai, China |
| 18:30 | P3-7 | Equivalent quantization correction technique for Pipelined SAR ADC |
| Nov.6 | | Ting Sun ¹ , Qi Yu ¹ , Yuyu Lin ¹ , Chengze Li ¹ , Jing Li ^{1*} , Ning Ning ¹ ¹ State Key Lab of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China |
| 18:35 | P3-8 | A Low Power, wide-band input buffer for 12bit 1GS/s ADC |
| Nov.6 | | Wenbin He, Ziwei Li, Fan Ye*, Junyan Ren State Key Laboratory of ASIC and System, Fudan University, Shanghai, China |
| 18:40 | P3-9 | A Low Power Residue Amplifier using Incomplete Settled Differential Flipped Voltage Follower |
| Nov.6 | | Wenbin He, Ziwei Li, Min Chen, Fan Ye*, Junyan Ren State Key Laboratory of ASIC and System, Fudan University, Shanghai, China |
| 18:45 | P3-10 | A 20MS/s 12b 737.76μW SAR ADC in 0.18μm CMOS |
| Nov.6 | | Yu-Ping Guo ¹ , Jia-Qi Jiang ² , Ning Ding ² , Yu-Chun Chang ^{1*} ¹ State Key Laboratory on Integrated Optoelectronics, College of Electronic Science and Engineering, Jilin University, Changchun, China; ² School of Microelectronics, Dalian University of Technology, Dalian, China. |
| 18:50 | P3-11 | An Inductor-Less Highly Linear LNA with Noise Cancelling and Current Reusing for 3-5 GHz Low-Power UWB Receivers |
| Nov.6 | | Wenli Shen ¹ , Pengyu Liu ^{1,2} , Sheng Zhang ^{1,2*} ¹ Shenzhen International Graduate School, Tsinghua University, Shenzhen, China; ² Institute of Microelectronics, Tsinghua University, Beijing, China |
| 18:55 | P3-12 | A 4Gbps DPPM On-chip Serial Link Based on Pipelined Vernier-TDC |
| Nov.6 | | Jinhao Li ¹ , Chong Qu ² , Fan Wu ² , Jianfei Jiang ^{1*} ¹ Department of Microelectronics and Nanoscience, Shanghai Jiao Tong University, Shanghai, China; ² China Shipbuilding Industry Corporation 711 Research Institute, Shanghai, China |
| 19:00 | P3-13 | A 2.4GHz OOK Power Programmable CMOS RF Power Amplifier |
| Nov.6 | | Li-han Cui, He-Jia Cai, Tao Wang, Zhi-Liang Hong* State Key Laboratory of ASIC & System, Fudan University, Shanghai, China |
| 19:05 | P3-14 | A Dual-mode Digital Power Amplifier for 2.4GHz and 5GHz with 40.6dB Third-harmonic Suppression Ratio |
| Nov.6 | | Li-Han Cui*, He-Jia Cai, Tao Wang State Key Laboratory of ASIC & System, Fudan University, Shanghai, China |
| 19:10 | P3-15 | A Low-Power Compact Inductor-less RF Front-end for Sub-1GHz IoT Applications |
| Nov.6 | | Jing-Ye Zhang, Miao-Xing Xie*, Ren-Hua Liu, Ya-Bin Sun, Xiao-Jin Li, Shao-Hui Xu, Yan-Ling Shi |

Shanghai Key Laboratory of Multidimensional Information Processing and the Department of Electrical Engineering, East China Normal University, Shanghai, China

- 19:15 P3-16 **A 28GHz 6-bit Two-stage Vector-sum Phase Shifter with Low RMS Error for 5G Mobile Communication**
Nov.6 Xingyu Qi¹, Shuyu Liu¹, Zongyuan Zheng¹, Bo Wang^{1*}, Xing Zhang²
¹The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen 518055, China; ²School of Electronics Engineering and Computer Science, Peking University, Beijing, China
- 19:20 P3-17 **A Low-power VCO with Switch Current Source and Pseudo CML Frequency Divider for Bluetooth 5.0 Applications**
Nov.6 Zirui Jin¹, Dongsheng Liu^{1*}, Ang Hu¹, Mingyang Gong²
¹School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; ²Wuhan Runjet Electronic Technology Co., Ltd., Wuhan, China
- 19:25 P3-18 **A decimation filter for Sigma delta modulator in FMCW radar transceiver and the design methodology**
Nov.6 Yue Lin^{1*}, Jian Xu¹, LinYing Dai²
¹ICLegend Micro Co.,Ltd., Shanghai, China; ²State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
- 19:30 P3-19 **A Fast-Locking Near-Threshold All-Digital SARDLL**
Nov.6 Tailong Xu, Sheng Zhang, Xueyou Hu*
Department of Electronic Information Engineering, College of Advanced Manufacture Engineering, Hefei
- 19:35 P3-20 **Design of A Wide-Range PLL Based on Dual VCO Technique for Sub-1G IoT Application**
Nov.6 Ming Wang¹, Miao-Xing Xie^{1*}, Xiang-Long Li¹, Ya-Bin Sun¹, Xiao-Jin Li¹, Yan-Fang Ding¹, Yan-Ling Shi¹
¹Shanghai Key Laboratory of Multidimensional Information Processing and the Department of Electrical Engineering, East China Normal University, Shanghai, China
- 19:40 P3-21 **A 23-30.8GHz All-digital Phase-Locked Loop for 5G Communication System**
Nov.6 Jieyang Li, Ting Yi*, Zhiliang Hong
State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University Room 245, Microelectronic Building, NO. 825 Zhangheng Rd, Pudong District, Shanghai, China
- 19:45 P3-22 **A Mesh-based Self-adaptive NoC with Low-latency Reconfigurable Ring Clusters**
Nov.6 Zhiheng Fan^{1*}, Jianwei Yang², Jun Han^{3*}, Xiaoyang Zeng⁴, Xu Cheng⁵
Department of Microelectronics, Fudan University, Shanghai, China
- 19:50 P3-23 **Multi-parameter Timing Optimization for Pulsed-Latch Circuits**
Nov.6 Xiao Di, Wai-Shing Luk*, Lingli Wang
State Key Laboratory of ASIC & System, Fudan University, Shanghai, China
- 19:55 P3-24 **Charge-plasma Based Negative Capacitance Junctionless Transistor With Sub-60mV/dec Subthreshold Swing and High Ion/Ioff Ratio**
Nov.6 Long-Fei Li¹, Hung-Chih Chin², Lining Zhang¹, Xinnan Lin^{1*}

¹The Shenzhen Key Lab of Advanced Electron Device and Integration, ECE, PKUSZ, Shenzhen, China; ²Semiconductor Manufacturing International (Shenzhen) Corporation, Shenzhen, P.R.China

20:00 **P3-25** **Design and Comparison of FIR Filter Based on DSP Builder and HDL Coder**
Nov.6 Qin Huang, Zilin Wang*
School of Software and Microelectronics, Peking University, Beijing, China

20:05 **P3-26** **Net-distribution-based Routability Optimization In Global Placement**
Nov.6 Dingcheng Li¹, Cong Li *¹, Likang Tao¹, Yiqi Zhuang¹, and Gengjie Chen²
¹School of Microelectronics, Xidian University, Xi'an, China; ²Shenzhen Giga Design Automation Co., Ltd

Paper Code Index Table

| PID | SID |
|-------|-------|
| K1-1 | K1-1 |
| K1-2 | K1-2 |
| K2-1 | K2-1 |
| K2-2 | K2-2 |
| K3-1 | K3-1 |
| K3-2 | K3-2 |
| S0945 | P2-19 |
| S0946 | A5-3 |
| S0947 | B8-6 |
| S0949 | D5-2 |
| S0950 | P1-12 |
| S0951 | B7-2 |
| S0956 | E5-1 |
| S0958 | B6-1 |
| S0959 | P2-20 |
| S0960 | B8-1 |
| S0961 | A7-1 |
| S0962 | D6-1 |
| S0964 | E1-4 |
| S0965 | B1-1 |
| S0966 | P2-21 |
| S0967 | P3-19 |
| S0968 | D1-3 |
| S0969 | P1-32 |
| S0970 | P2-8 |
| S0971 | C1-1 |
| S0972 | P2-11 |
| S0973 | B4-6 |
| S0974 | A3-1 |
| S0976 | D6-3 |
| S0977 | A4-2 |
| S0978 | C3-1 |
| S0980 | P1-26 |
| S0981 | E5-2 |
| S0982 | P2-25 |
| S0983 | E3-3 |
| S0984 | P1-1 |
| S0985 | P2-12 |
| S0986 | D4-1 |
| S0988 | D1-4 |

| PID | SID |
|-------|-------|
| S0989 | D6-2 |
| S0990 | B7-6 |
| S0991 | A6-1 |
| S0992 | P3-11 |
| S0993 | C1-2 |
| S0994 | D5-1 |
| S0995 | A1-3 |
| S0997 | B8-5 |
| S0998 | P1-16 |
| S0999 | P2-13 |
| S1002 | P1-22 |
| S1003 | B3-7 |
| S1004 | P2-22 |
| S1008 | P2-23 |
| S1009 | D6-4 |
| S1010 | E4-3 |
| S1011 | A8-6 |
| S1012 | P3-20 |
| S1014 | P1-10 |
| S1015 | C3-3 |
| S1016 | P1-27 |
| S1017 | D2-2 |
| S1019 | P1-23 |
| S1020 | P2-9 |
| S1021 | B3-6 |
| S1022 | D5-3 |
| S1025 | P3-22 |
| S1026 | A4-3 |
| S1028 | P1-24 |
| S1029 | C3-4 |
| S1031 | E4-4 |
| S1032 | P1-28 |
| S1033 | C3-2 |
| S1036 | P3-12 |
| S1038 | B2-2 |
| S1040 | C3-5 |
| S1041 | C7-3 |
| S1042 | D6-5 |
| S1044 | A3-3 |
| S1045 | A8-4 |

| PID | SID |
|-------|-------|
| S1046 | C7-4 |
| S1048 | P2-10 |
| S1052 | D5-4 |
| S1056 | P1-13 |
| S1057 | C4-4 |
| S1058 | D6-6 |
| S1059 | C8-2 |
| S1060 | E4-1 |
| S1061 | E3-4 |
| S1062 | D4-4 |
| S1063 | B5-4 |
| S1064 | B2-3 |
| S1065 | A1-1 |
| S1066 | D4-5 |
| S1067 | A1-2 |
| S1068 | B6-2 |
| S1069 | D5-5 |
| S1070 | A1-5 |
| S1071 | A8-5 |
| S1072 | P1-33 |
| S1074 | A2-3 |
| S1077 | A5-4 |
| S1078 | P2-1 |
| S1080 | A5-2 |
| S1081 | A4-4 |
| S1082 | P3-23 |
| S1084 | A2-4 |
| S1085 | P1-34 |
| S1086 | A8-7 |
| S1087 | P1-5 |
| S1088 | C4-1 |
| S1090 | C8-3 |
| S1091 | P3-21 |
| S1092 | A2-5 |
| S1093 | E5-3 |
| S1095 | B1-3 |
| S1096 | D1-5 |
| S1097 | E4-2 |
| S1098 | A6-6 |
| S1099 | C1-4 |

| PID | SID |
|-------|-------|
| S1100 | P1-2 |
| S1101 | P2-2 |
| S1103 | B8-4 |
| S1104 | D5-6 |
| S1105 | C8-4 |
| S1106 | C1-3 |
| S1107 | B2-4 |
| S1108 | B3-1 |
| S1109 | P3-24 |
| S1110 | B2-7 |
| S1111 | D1-6 |
| S1112 | C7-5 |
| S1113 | P2-24 |
| S1115 | A8-3 |
| S1116 | D3-4 |
| S1117 | B7-4 |
| S1118 | P1-35 |
| S1119 | D7-1 |
| S1120 | E5-4 |
| S1121 | C4-5 |
| S1122 | C8-5 |
| S1123 | E1-1 |
| S1127 | D5-7 |
| S1128 | P3-13 |
| S1129 | P3-14 |
| S1130 | P3-15 |
| S1131 | P3-1 |
| S1132 | P3-2 |
| S1133 | A6-2 |
| S1134 | C8-6 |
| S1135 | B7-7 |
| S1136 | A7-3 |
| S1137 | B6-3 |
| S1138 | B1-6 |
| S1139 | P3-3 |
| S1141 | B1-4 |
| S1143 | P1-3 |
| S1144 | E3-1 |
| S1145 | D6-7 |
| S1146 | B4-5 |

| PID | SID |
|-------|-------|
| S1147 | P3-4 |
| S1148 | P1-29 |
| S1149 | A4-6 |
| S1150 | B3-3 |
| S1151 | C2-1 |
| S1153 | C2-4 |
| S1154 | D5-8 |
| S1155 | C7-6 |
| S1156 | A7-4 |
| S1157 | E2-2 |
| S1163 | P3-5 |
| S1164 | B3-2 |
| S1165 | P2-14 |
| S1166 | C2-2 |
| S1167 | P1-30 |
| S1168 | C4-2 |
| S1169 | A1-6 |
| S1170 | P1-6 |
| S1171 | P3-25 |
| S1172 | A4-7 |
| S1173 | A3-5 |
| S1174 | P3-7 |
| S1175 | B8-3 |
| S1176 | B7-5 |
| S1177 | P2-3 |
| S1178 | P2-4 |
| S1179 | D7-3 |
| S1180 | B6-4 |
| S1181 | B2-1 |
| S1182 | A2-6 |
| S1183 | P1-20 |
| S1184 | P1-4 |
| S1185 | B5-3 |
| S1186 | C6-3 |
| S1187 | P2-5 |
| S1188 | P3-8 |
| S1189 | P3-9 |
| S1190 | C8-7 |
| S1193 | B4-1 |
| S1194 | A4-5 |
| S1195 | P3-10 |
| | |
| | |

| PID | SID |
|-------|-------|
| S1196 | P2-6 |
| S1197 | D7-4 |
| S1198 | P3-16 |
| S1199 | B7-3 |
| S1200 | D4-2 |
| S1201 | B3-5 |
| S1202 | B4-4 |
| S1203 | B4-3 |
| S1204 | B8-2 |
| S1205 | A1-4 |
| S1206 | P3-17 |
| S1207 | A3-6 |
| S1208 | P3-26 |
| S1209 | C4-3 |
| S1210 | A3-7 |
| S1211 | D4-3 |
| S1213 | P3-6 |
| S1214 | B3-4 |
| S1215 | A3-4 |
| S1217 | B2-6 |
| S1218 | D8-1 |
| S1219 | B8-7 |
| S1220 | E3-2 |
| S1221 | A2-2 |
| S1222 | A5-5 |
| S1223 | D7-2 |
| S1224 | P2-7 |
| S1225 | C5-1 |
| S1226 | A5-6 |
| S1227 | A5-7 |
| S1231 | D2-6 |
| S1232 | C6-1 |
| S1233 | A2-1 |
| S1234 | B7-1 |
| S1235 | P1-14 |
| S1236 | C2-3 |
| S1237 | B2-5 |
| S1238 | D2-3 |
| S1239 | P2-15 |
| S1240 | B5-2 |
| | |
| | |

| PID | SID |
|-------|-------|
| S1241 | B1-5 |
| S1242 | D7-5 |
| S1243 | P1-17 |
| S1244 | C6-4 |
| S1245 | A8-2 |
| S1246 | C6-2 |
| S1247 | D1-1 |
| S1248 | A6-5 |
| S1249 | D8-2 |
| S1250 | A6-3 |
| S1251 | A6-4 |
| S1253 | P1-31 |
| S1254 | A7-5 |
| S1255 | D8-3 |
| S1256 | C2-5 |
| S1257 | D1-2 |
| S1258 | A7-6 |
| S1259 | D8-4 |
| S1260 | C5-3 |
| S1261 | A8-1 |
| S1262 | D2-4 |
| S1263 | C7-1 |
| S1264 | D7-6 |
| S1265 | B1-2 |
| S1266 | D7-7 |
| S1267 | C6-5 |
| S1268 | D8-5 |
| S1269 | C6-6 |
| S1270 | P1-18 |
| S1271 | P1-7 |
| S1273 | C6-7 |
| S1274 | P1-15 |
| S1275 | P1-8 |
| S1276 | P1-11 |
| S1277 | D2-5 |
| S1280 | P1-9 |
| S1281 | A5-1 |
| S1282 | E1-3 |
| S1283 | D3-5 |
| S1284 | P1-21 |
| S1285 | A5-8 |
| | |
| | |

| PID | SID |
|-------|-------|
| S1286 | P2-16 |
| S1287 | A7-2 |
| S1289 | D2-1 |
| S1290 | A2-7 |
| S1291 | B1-7 |
| S1292 | A4-1 |
| S1293 | C7-2 |
| S1294 | D3-1 |
| S1295 | D3-2 |
| S1296 | D8-6 |
| S1297 | P2-17 |
| S1298 | P2-18 |
| S1300 | B5-1 |
| S1301 | P1-25 |
| S1302 | P1-19 |
| S1303 | D3-3 |
| S1304 | C2-6 |
| S1308 | P3-18 |
| S1309 | C5-2 |
| S1314 | C4-6 |
| S1317 | B4-2 |
| S1318 | E2-1 |
| S1319 | E1-2 |
| S1322 | E2-3 |
| S1324 | E2-4 |
| S1327 | A3-2 |
| S1331 | C8-1 |

