

2020 IEEE 15th International Conference on  
Solid-State and Integrated Circuit Technology

# ICSICT-2020

## Final Program

Nov. 3- Nov. 6, 2020, Kunming, China





# 2020 IEEE 15th International Conference on Solid-State and Integrated Circuit Technology

Nov. 3- Nov. 6, 2020, Kunming, China

<http://www.icsict.com>

=====

Sponsored by  
*IEEE Beijing Section*

Co-Sponsored by  
*Fudan University*  
*Peking University*  
*Yunnan niversity*

Organized by  
*Fudan University*

Supported by  
*IEEE, EDS*  
*IEEE,SSCS*  
*Tektronix, Inc.*  
*ProPlus Design Solutions, Inc.C*  
*Vena High Technology Co.,Ltd*  
*AMEDAC*  
*Yingbo Science & Instrument*  
*National Natural Science Foundation of China*

# Contents

Tutorials .....	
Paper Presentation Information.....	
Technical Sessions .....	
Keynote Session 1 .....	
Keynote Session 2.....	
Session A1 SOC 1(ROOM A) .....	
Session B1 Analog Circuit 1(ROOM B).....	
Session C1 Process Technology 1(ROOM C) .....	
Session D1 Device Technology 1(ROOM D).....	
Session E1 Focus session(ROOM E) .....	
Session A2 SoC 2(ROOM A) .....	
Session B2 Analog Circuit 2(ROOM B).....	
Session C2 Process Technology 2(ROOM C) .....	
Session D2 Device Technology 2(ROOM D).....	
Session E2 Focus session(ROOM E) .....	
Keynote Session 3.....	
Special Session A3 AI Circuit & System 1(ROOM A) .....	
Session B3 AI Analog Circuit 3(ROOM B) .....	
Session C3 Compound & Organic devices 1(ROOM C).....	
Session D3 Device Technology 3(ROOM D).....	
Session E3 Special session 1(ROOM E).....	
Session B4 Analog Circuit 4(ROOM B).....	
Session C4 Compound & Organic devices 2(ROOM C).....	
Session D4 Photoelectron and TFT 1(ROOM D) .....	
Session E4 Special session 2(ROOM E).....	
Special Session A5 Digital Circuit(ROOM A) .....	
Session B5 RF Circuit 1(ROOM B) .....	
Session C5 Photoelectron and TFT 2(ROOM C) .....	
Session D5 Power Device and Reliability 1(ROOM D).....	
Session E5 AI and IoT (Process & Device)(ROOM E) .....	
Session Poster Session II circuit design .....	
Panel Session .....	
Session A6 Clock Circuit (ROOM A) .....	
Session B6 RF Circuit 2 (ROOM B) .....	
Session C6 Power Device and Reliability (ROOM C) .....	
Session D6 Memory Technology (ROOM D) .....	
Session A7 EDA 1 (ROOM A).....	
Session B7 Data Converter 1 (ROOM B) .....	
Session C7 MEMS and Sensors (ROOM C).....	
Session D7 Memory Technology (ROOM D) .....	
Session A8 EDA 2 (ROOM A).....	
Session B8 Data Converter 2 (ROOM B) .....	
Session C8 Device Simulation and Modeling (ROOM C) .....	
Session D8 Device Simulation and Modeling (ROOM D).....	
Session Poster Session III circuit design.....	
Paper Code Index Table(//) .....	
Conference Rooms .....	



# Tutorials

09:00-10:30, Nov. 3, 2020

**T-1 Electrostatic Discharge Design for Digital, Analog and Radio Frequency (RF) Applications**

Dr. Steven Voldman , Comcast, USA

10:45-12:15, Nov. 3, 2020

**T-2 CMOS Transceiver Realizing Terahertz Wireless Communication, The Key Technology of Beyond 5G**

Prof. Minoru Fujishima, Graduate School of Advanced Sciences of Matter, Hiroshima University, Japan

14:00-15:30, Nov. 3, 2020

**T-3 Fabrication and Applications of Bulk and SOI FinFETs**

Dr. Rita Rooyackers ClaRoo, Leuven, Belgium

15:45-17:15, Nov. 3, 2020

**T-4 Physical Hardware Attacks with Machine Learning**

Prof. Bah-Hwee Gwee, NTU, Singapore

# ICSICT 2020 Technical Program Overview

Date	Time	Room (A)	Room (B)	Room (C)	Room (D)	Room (E)
Nov.3	9:00-12:15	Tutorial Session T1 & T2				
	14:00-17:15	Tutorial Session T3 & T4				
Nov.4	8: 30-9: 00	Opening				
	9: 00-10: 30	Keynote Session K1-1 & K1-2				
	10: 45-12: 15	Keynote Session K2-1 & K2-2				
	13: 30-15: 30	Session A1	Session B1	Session C1	Session D1	Session E1
		SoC 1	Analog Circuit 1	Process technology	Device Technology	Focus session
	15: 45-17: 45	Session A2	Session B2	Session C2	Session D2	Session E2
		SoC 2	Analog Circuit 2	Process technology	Device Technology	Focus session
	17: 45-18: 45	Poster Session I device & process				
Nov.5	8: 30-10: 00	Keynote Session K3-1 & K3-2				
	10: 15-12: 15	Special Session A3	Session B3	Session C3	Session D3	Session E3
		AI Circuit & System 1	Analog Circuit 3	Compound & Organic devices	Device Technology	Special session
	13: 30-15: 30	Special Session A4	Session B4	Session C4	Session D4	Session E4
		AI Circuit & System 2	Analog Circuit 4	Compound & Organic devices	Photoelectron and TFT	Special session
Nov.5	15: 45-17: 45	Special Session A5	Session B5	Session C5	Session D5	Session E5
		Digital Circuit	RF Circuit 1	Photoelectron and TFT	Power Device and Reliability	AI and IoT (Process & Device)
	17: 45-18: 45	Poster Session II circuit design				
Nov.6	8: 30-10: 00	Panal Discussion Session Chair :				
	10: 15-12: 15	Session A6	Session B6	Session C6	Session D6	
		Clock Circuit	RF Circuit 2	Power Device and Reliability	Memory Technology	
	13: 30-15: 30	Session A7	Session B7	Session C7	Session D7	
		EDA 1	Data Converter 1	MEMS and Sensors	Memory Technology	
	15: 45-17: 45	Session A8	Session B8	Session C8	Session D8	
		EDA 2	Data Converter 2	Device Simulation and Modeling	Device Simulation and Modeling	
	17: 45-18: 45	Poster Session III circuit design				

# Paper Presentation Information

The 2020 IEEE ICSICT will have oral and poster sessions. All the papers included in the conference program should be presented in English by one of the authors at the arranged session.

## 1. Oral Presentation

Presentation time:

Invited paper (30 minutes): 30 min talk in video

Regular paper (15 minutes): 15 min talk in video

30min upload video is required.

## 2. Poster Presentation

Poster size: 120 cm (high) × 100 cm (wide); 5-10min talk in video

### Poster Session 1:

Presentation time: 17:45-18:45 on Nov. 4, 2020.

Display time: 8:30-18:45 on Nov. 4, 2020.

### Poster Session 2:

Presentation time: 17:45-18:45 on Nov. 5, 2020.

Display time: 8:30-18:45 on Nov. 5, 2020.

### Poster Session 3:

Presentation time: 17:45-18:45 on Nov. 6, 2020.

Display time: 8:30-18:45 on Nov. 6, 2020.





# Technical Sessions

## Keynote Session 1

**Session Chair:** Prof. Ru Huang (Peking University, China)

- 09:00**      **K1-1**      **Enabling 5G and EDGE AI advances in slowing Moore's Law era**  
Nov.4      (Invited)      Dr. Chidi Chidambaram  
VP of Qualcomm, USA
- 09:45**      **K1-2**      **Technology Innovations: DRAM, NAND & Emerging Memory**  
Nov.4      (Invited)      Dr. Jeongdong Choe  
Senior Technical Fellow at TechInsights, Canada (Abstract)

## Keynote Session 2

**Session Chair:** Prof. Wei Zhang (Fudan University, China)

- 10:45**      **K2-1**      **Negative Capacitance in Ferroelectric-Gated MOSFETs: Is It Science Fact or Science Fiction?**  
Nov.4      (Invited)      Prof. T.P. Ma  
Yale University, USA
- 11:30**      **K2-2**      **Role of Implant and BASN Technologies in Enabling a Global-scale Deployment of Future Sensor-rich Telemedicine Paradigm**  
Nov.4      (Invited)      Prof. Habib F Rashvand  
Warwick University, UK

## Session A1 SOC 1(ROOM A)

**Session Chair:** Prof. J.F Kang (Peking University, China)

- 13:30**      **A1-1**      **Feeding Computation Units As Needed**  
Nov.4      (Invited)      Yaohua Wang  
School of Computer Science, National University of Defense Technology, Changsha, China
- 14:00**      **A1-2**      **SPAD Properties and the Implications on Signal Processing for SPAD-based LiDARs**  
Nov.4      (Invited)      Tzu-Hsien Sang<sup>1\*</sup>, TsungPo Yu<sup>1</sup>, and Ning-Kai Yang<sup>1</sup>  
<sup>1</sup>Institute of Electronics, National Chiao Tung University, Hsin-Chu, Taiwan
- 14:30**      **A1-3**      **HPME: A High-Performance Hardware Memory Encryption Engine Based on RISC-V TEE**  
Nov.4           Tianyu Yin<sup>1</sup>, Guozhu Xin<sup>1</sup>, Jun Han<sup>1</sup>  
<sup>1</sup>State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
- 14:45**      **A1-4**      **Research and Development of QR Code Steganography Based on JSteg Algorithm in DCT Domain**  
Nov.4           Yanfei Sun<sup>1</sup>, Mengyuan Yu<sup>1</sup>, Junyu, Wang<sup>1,2\*</sup>  
<sup>1</sup>State Key Laboratory of ASIC&System, Fudan University, Shanghai, China; <sup>2</sup>Zhuhai Fudan Innovation Institute, Zhuhai Guangdong, China
- 15:00**      **A1-5**      **Multi-channel signal processing heterogeneous microsystem based on FPGA and Application Processor**  
Nov.4           Fan Chang, Jun Cheng, Jianling Yang, Hanting Huang, Kuizhi Mei\*

15:15	A1-6	<b>A Novel Shortest-distance Path-based Multicast Routing Algorithm for Network-on-Chips</b>
Nov.4		Yong Qin, Yi Liu*, Changqin Xu, Xiaodong Wen Department of Microelectronics, Xidian University, Xian, China

### Session B1 Analog Circuit 1(ROOM B)

**Session Chair:** Haruo Kobayashi (Gunma University, Japan)

13:30	B1-1	<b>High Voltage CMOS Bidirectional Current Sensor for Battery Monitoring in Portable Devices</b>
Nov.4	(Invited)	Chua-Chin Wang <sup>1</sup> , Pang-Yen Lou <sup>1</sup> , Zong-You Hou <sup>1</sup> , Hsiu-Chun Tsai <sup>1</sup> , Yi-Jen Chiu <sup>1</sup> , Yu-Cheng Lin <sup>2</sup> <sup>1</sup> National Sun Yat-Sen Univ. Kaohsiung, Taiwan; <sup>2</sup> National Cheng Kung Univ. Tainan, Taiwan
14:00	B1-2	<b>A wideband transimpedance amplifier with tee network topology</b>
Nov.4		Rui Yang, Shao-Wei Zhen*, You-Run Zhang, Yi-Qiang Zhao, Xiao Yang, Bo Zhang School of Electronic Science and Engineering (National Exemplary School of Microelectronics), University of Electronic Science and Technology of China, Chengdu 610054, China; State key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China
14:15	B1-3	<b>A 1V Supply, 81nW, 800mv Bandgap Reference Voltage Circuit for Low Power Devices</b>
Nov.4		Peng Cao, Zhiliang Hong* State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
14:30	B1-4	<b>High Precision Voltage Monitoring Technology for Multi-cell Battery Management System</b>
Nov.4		Li-Qing, Guo-Zhong Jie*, Chen-Hao, He-Shuai Department of Electronic Engineering, Xi'an University of Technology, Xi'an, Shanxi, China
14:45	B1-5	<b>A Self-Clocked Digital Low-Dropout Regulator with Dual Bisection Method Tuning</b>
Nov.4		Tiantian Mao, Da Li, Libo Qian* Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China
15:00	B1-6	<b>Research on Low Power Constant Transconductance Rail-to-Rail Operational Amplifier Technology</b>
Nov.4		HE Shuai, GUO Zhongjie*, ZHENG Xiaoyi, CHEN Hao, LI Qing Department of Electronics, School of Automation and Information Engineering, Xi'an University of Technology, Xi'an, China
15:15	B1-7	<b>A Low-Power 16-Channel SiPM Readout Front-end with a Shared SAR ADC in 180 nm CMOS</b>
Nov.4		Yuxuan Tang <sup>1</sup> , Runxi Zhang <sup>2</sup> , and Jinghong Chen <sup>1</sup> <sup>1</sup> Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77204, USA; <sup>2</sup> Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China

### Session C1 Process Technology 1(ROOM C)

**Session Chair:** Dr. Qiang Wu (ICRD)

13:30	C1-1	<b>3D Nanocarbon Interconnects</b>
Nov.4	(Invited)	Changjian Zhou <sup>1</sup> and Cary Y. Yang <sup>2</sup> <sup>1</sup> School of Microelectronics, South China University of Technology, Guangzhou, China; <sup>2</sup> Center for Nanostructures, Santa Clara University, Santa Clara, CA, USA
14:00	C1-2	<b>Studying the Reliability of Ge nFinFETs by the Normalized Input-referred Voltage Noise</b>
Nov.4	(Invited)	Duan Xie <sup>1,2</sup> , Eddy Simoen <sup>2*</sup> , Hiroaki Arimura <sup>2</sup> <sup>1</sup> School of Electronic Engineering School of Electronic Engineering, Xi'an University of Posts &Telecommunications, Xi'an, China; <sup>2</sup> imec, B-3001 Leuven, Belgium
14:30	C1-3	<b>Interconnect Structures for Reducing Intra-Layer Metal-to-Metal Capacitances</b>
Nov.4	(Invited)	Clarissa Prawoto, Ying Xiao, and Mansun Chan* Department of Electronic and Computer Engineering, the Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong SAR, P. R. China
15:00	C1-4	<b>Evaluation of Cu/Graphene Integration Schemes for Its Application on CMOS BEOL Interconnect</b>
Nov.4		Xiaoxu Kang <sup>*1</sup> , Zhengxi Cheng <sup>2</sup> , Qingyun Zuo <sup>1</sup> , Weijun Wang <sup>1</sup> , Ruoxi Shen <sup>1</sup> , Xiaolan Zhong <sup>1</sup> , Zhangfa Chen <sup>1</sup> , Shoumian Chen <sup>1</sup> , Yuhang Zhao <sup>1</sup> <sup>1</sup> Process Technologies Department, Shanghai IC R&D Center, ICRD, Shanghai, China; <sup>2</sup> Key Laboratory of Infrared Materials and Detectors, Shanghai Institute of Technical Physics, Chinese Academy of Sciences, Shanghai, China

## Session D1 Device Technology 1(ROOM D)

**Session Chair:** Prof. Cor Claeys (KU Leuven, Belgium)

13:30	D1-1	<b>Advanced Spin Orbit Torque Magnetic Random Access Memory with Field-Free Switching Schemes</b>
Nov.4	(Invited)	Chao Wang <sup>1,2</sup> , Zhaohao Wang <sup>1,3,4*</sup> , Shouzhong Peng <sup>1,3,4</sup> , Youguang Zhang <sup>1,2</sup> , Weisheng Zhao <sup>1,3,4</sup> <sup>1</sup> Fert Beijing Research Institute, Beihang University, Beijing, China; <sup>2</sup> School of Electronics and Information Engineering, Beihang University, Beijing, China; <sup>3</sup> School of Microelectronics, Beihang University, Beijing, China; <sup>4</sup> Beijing Advanced Innovation Center for Big Data and Brain Computing, Beihang University, Beijing, China
14:00	D1-2	<b>Status and trends in nanoscale CMOS and Beyond-CMOS</b>
Nov.4	(Invited)	Francis Balestra Univ. Grenoble Alpes, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France
14:30	D1-3	<b>Cryogenic Characterization of Nano-scale Bulk FinFETs</b>
Nov.4		Lin-Jie Fan <sup>12</sup> , Jin-Shun Bi <sup>12*</sup> , Xue Fan <sup>3*</sup> , Gao-Bo Xu <sup>12</sup> , Yan-Nan Xu <sup>12</sup> , Kai Xi <sup>1</sup> , and Zhan-gang Zhang <sup>4</sup> <sup>1</sup> Institute of Microelectronics, Chinese Academy of Sciences, Beijing; <sup>2</sup> University of Chinese Academy of Sciences, Beijing; <sup>3</sup> School of Electrical Engineering, Chengdu Technological University, Chengdu; <sup>4</sup> Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou
14:45	D1-4	<b>Unijunction Transistor on Silicon-On-Insulator Substrate</b>
Nov.4		YX. Chen <sup>1</sup> , J. Liu <sup>1</sup> , K. Xiao <sup>1</sup> , A. Zaslavsky <sup>2</sup> , S. Cristoloveanu <sup>3</sup> , FY. Liu <sup>4*</sup> , BH. Li <sup>4*</sup> , B. Li <sup>4</sup> and J. Wan <sup>1*</sup> <sup>1</sup> State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China; <sup>2</sup> Department of Physics and School of Engineering, Brown

University, Providence, RI 02912, USA; <sup>3</sup>IMEP-LAHC, INP-Grenoble/Minatéc, CS 50257, Grenoble 38016, France; <sup>4</sup>Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China

15:00 Nov.4	D1-5	<b>A Novel HSPICE Model for Dual-Threshold Independent-Gate TFET</b> Zihao Zhang, Jianping Hu* Faculty of Information Science and Technology, Ningbo University, Ningbo, China
15:15 Nov.4	D1-6	<b>Impact of Process Variability on Threshold Voltage in JLAM-VSN-FET</b> Hao-feng Jiang, Cong Li*, Jia-min Guo, Fei-chen Liu, Zeng-guang Guo, Yi-qi Zhuang School of Microelectronics, Xidian University, Xi'an, China

## Session E1 Focus session(ROOM E)

**Session Chair:** Prof. Feng Miao (Nanjing University, China)

13:30 Nov.4	E1-1 (Invited)	<b>Advanced nanoelectronic characterization of materials and devices by conductive atomic force microscopy</b> Mario Lanza <sup>1*</sup> <sup>1</sup> Institute of Functional Nano and Soft Materials (FUNSOM), Collaborative Innovation Center of Suzhou Nanoscience & Technology, Soochow University, Suzhou, China
14:00 Nov.4	E1-2 (Invited)	<b>Polarization-Sensitive Photodetectors based on 2D Layered Semiconductors</b> Zhongming Wei Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China
14:30 Nov.4	E1-3 (Invited)	<b>Ferroelectric Field Effect Transistor for Low Power Applications</b> Q. Huang*, M. Yang, J. Luo, H. Wang, C. Chen and R. Huang Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, National Key Laboratory of Science and Technology on Micro/Nano Fabrication, Beijing, China
15:00 Nov.4	E1-4 (Invited)	<b>Transiently chaotic simulated annealing based on intrinsic nonlinearity of memristors for efficient solution of optimization problems</b> Yuchao Yang Peking University

## Session A2 SoC 2(ROOM A)

**Session Chair:** Prof. Yaohua Wang (National University of Defense Technology, China)

15:30 Nov.4	A2-1 (Invited)	<b>Design of a Low Power and High Efficiency Integrated System for Accurate Measurement of Blood Pressure of Human Body</b> Liubin Li, Song Ma, Feng Zou, Yuhua Cheng* Shanghai Research Institute of Microelectronics (SHRIME), Peking University, Shanghai, China; School of Electronics Engineering and Computer Science, Peking University, Beijing, China; Haian Innovation Center of Integrated Circuit Technologies, Haian, China
16:00 Nov.4	A2-2	<b>A New Design Approach of SoP and Its Design Flow</b> Xiao-Dong Weng*, Yi Liu, Ling-Yi Fan, Yin-Tang Yang School of Microelectronics, Xidian University, Xi'an, China
16:15 Nov.4	A2-3	<b>A 0.3-V 10-nW Rail-To-Rail OTA with Bulk-Driven Low-Impedance Compensation for Energy-Scavenging IoT Sensors</b> Siwan Dong <sup>1*</sup> , Yu Wang <sup>2</sup> , Xingyuan Tong <sup>1</sup> , Cong Liu <sup>1</sup> , Yarong Wang <sup>1</sup>

<sup>1</sup>School of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an, China; <sup>2</sup>Department of Electrical Engineering, Wright State University, Dayton, OH 45435, USA

16:30 Nov.4	A2-4	<b>An Improved Design of Hybrid Integrated Voltage Regulator Based on DLDO and SCVR</b> Yuanchen Qu and Pingqiang Zhou School of Information Science and Technology Shanghai University Shanghai, China
16:45 Nov.4	A2-5	<b>Dual-Source Energy Harvester with MPPT Technology based on Double Stack Resonance</b> Keke Wang, Xiudeng Wang, Yinshui Xia* Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China
17:00 Nov.4	A2-6	<b>Analysis and optimization for Coil Misalignment in wireless power transfer</b> Yong Shi, Xiaohang Wang, Libo Qian* Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China
17:15 Nov.4	A2-7	<b>An Ultra-Low-Voltage Single-Phase Adaptive Pulse Latch with Redundant Toggling Elimination</b> Yingna Huang and Hailong Jiao School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China

## Session B2 Analog Circuit 2(ROOM B)

**Session Chair:** Prof. Chua-Chin Wang (National Sun Yat-Sen University, Taiwan/China)

15:30 Nov.4	B2-1 (Invited)	<b>Analog/Mixed-Signal Circuit Testing Technologies in IoT Era</b> Haruo Kobayashi <sup>1*</sup> , Anna Kuwana <sup>1</sup> , Jianglin Wei <sup>1</sup> , Yujie Zhao <sup>1</sup> , Shogo Katayama <sup>1</sup> , Tran Minh Tri <sup>1</sup> , Manato Hirai <sup>1</sup> , Takayuki Nakatani <sup>1</sup> , Kazumi Hatayama <sup>1</sup> , Keno Sato <sup>2</sup> , Takashi Ishida <sup>2</sup> , Toshiyuki Okamoto <sup>2</sup> , Tamotsu Ichikawa <sup>2</sup> <sup>1</sup> Division of Electronics and Informatics, Gunma University, 1-5-1 Tenjin-cho Kiryu, 376-8515, Japan; <sup>2</sup> ROHM Semiconductor, 2-4-8 Shin-Yokohama, Mimato-Kita-Ku, Yokohama 222-8575, Japan
16:00 Nov.4	B2-2	<b>A Two-ASIC Front-End for MEMS Accelerometers</b> Min Qi <sup>1, 2*</sup> , Chun-feng Bai <sup>3</sup> , Yang Wang <sup>3</sup> , Dong-hai Qiao <sup>1</sup> <sup>1</sup> Institute of Acoustics, Chinese Academy of Sciences, Beijing, 100190, China; <sup>2</sup> University of Chinese Academy of Sciences, Beijing, China; <sup>3</sup> Soochow University, Suzhou, China
16:15 Nov.4	B2-3	<b>A 10mV Input, 93.6% Peak Efficiency Three-mode Boost Converter for Thermoelectric Energy Harvesting</b> Yihe Xing <sup>1</sup> , Lianxi Liu <sup>1,2*</sup> <sup>1</sup> School of Microelectronics, Xidian University, Shaanxi 710071, China; <sup>2</sup> Shaanxi Key Lab of Integrated Circuits and Systems, Xidian University, Xi'an, China
16:30 Nov.4	B2-4	<b>A Photovoltaic and Thermal Energy Combining Harvesting Interface Circuit with MPPT and Single Inductor</b> Peichao Zhang <sup>1</sup> , Lianxi Liu <sup>1,2*</sup> <sup>1</sup> School of Microelectronics, Xidian University, Shaanxi, China; <sup>2</sup> Shaanxi Key Lab of Integrated Circuits and Systems, Xidian University, Xi'an, China
16:45	B2-5	<b>A Zero-Crossing Detection Circuit for Energy Harvesting</b>

Nov.4 Zhang Zhang<sup>1</sup> Tang Zechen<sup>1</sup> Hu Wei<sup>1</sup> Xie Guangjun<sup>1</sup> Liu Gang<sup>2</sup> Cheng Xin<sup>1\*</sup>  
<sup>1</sup>School of Electronics Science and Applied Physics, Hefei University of Technology, Hefei, China; <sup>2</sup>School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China

**17:00 B2-6 A PVT-Robust Transimpedance Amplifier for Ultra-Low Current Sensing**  
 Nov.4 Hua-ping Chen, Lei Zhang\*, and Yan Wang  
 Institute of Microelectronics, Tsinghua University, Beijing, China

**17:15 B2-7 A Right-Half-Plane Zero-Free Single-Inductor Dual-Output Boost Converter with 92.44% Peak efficiency and Fast Transient Response**  
 Nov.4 Zhiguo Tong, Peng Cao, Xueli Zhang, Zhiliang Hong\*  
 State Key Laboratory of ASIC & System, Fudan University, Shanghai, China

## Session C2 Process Technology 2(ROOM C)

**Session Chair:** Prof. Cary Yang (Santa Clara University, USA)

**15:30 C2-1 The Evolution of Photolithography Technology, Process Standards, and Future Outlook**  
 Nov.4 (Invited) Qiang Wu<sup>1\*</sup>, Yanli Li, and Yuhang Zhao  
<sup>1</sup>Shanghai IC R&D Center, 497 Gaosi Road, Zhangjiang Hi-Tech Park, Shanghai, PR China

**16:00 C2-2 A brief review of source/drain engineering in CMOS technology and future outlook**  
 Nov.4 (Invited) Yiqun Liu<sup>\*1</sup>, Qingqing Wu, Jianjun Zhu, Qiang Wu, and Shoumian Chen  
<sup>1</sup>Shanghai IC R&D Center, 497 Gaosi Road, Zhangjiang Hi-Tech Park, Shanghai, PR China

**16:30 C2-3 Low Bonding Temperature Development for High Throughput 3D Heterogeneous Integration Platform**  
 Nov.4 (Invited) Han-Wen Hu, and Kuan-Neng Chen  
 Department of Electronics Engineering, National Chiao Tung University

**17:00 C2-4 The Soft X-Ray Lithography Performance under Typical Single-digit nm Logic Design Rules, Including Stochastics and Defectivity**  
 Nov.4 Yanli Li<sup>1\*</sup>, Qiang Wu<sup>1</sup>, Shoumian Chen  
<sup>1</sup>497 Gaosi Road, Shanghai IC R&D Center, Shanghai, China

**17:15 C2-5 Wireless data and power transfer in 3-D integration**  
 Nov.4 Xiaohang Wang, Yong Shi, Libo Qian\*  
 Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo, China

**17:30 C2-6 Electromigration Reliability of a Complex through Silicon via Structure**  
 Nov.4 Mengrong Zhang\*, Enming Shang, Hong Lin, Shaojian Hu  
 SHANGHAI IC R&D CENTER, 497 Gaosi Road, Zhangjiang Hi-Tech Park, Shanghai, China

## Session D2 Device Technology 2(ROOM D)

**Session Chair:** Prof. Runsheng Wang (Peking University, China)

**15:30 D2-1 Light-stimulated artificial synapse based on Schottky barrier modulated CVD MoS<sub>2</sub> transistors**  
 Nov.4 (Invited) Qianlan Hu and Yanqing Wu<sup>1,2\*</sup>

<sup>1</sup>Institute of Microelectronics and Key Laboratory of Microelectronic Devices and Circuits (MOE), Peking University, Beijing, China; <sup>2</sup>Wuhan National High Magnetic Field Center and School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China

16:00	D2-2	<b>Technology Impact on the Low Frequency Noise of Si and Si/SiGe Superlattice Input-Output FinFETs</b>
Nov.4	(Invited)	Cor Claeys <sup>1*</sup> , Geert Hellings <sup>2</sup> , Hiroaki Arimura <sup>2</sup> , Bertrand Parvais <sup>2</sup> , Lars-Åke Ragnarsson <sup>2</sup> , Harold Dekkers <sup>2</sup> , Tom Schram <sup>2</sup> , Dimitri Linten <sup>2</sup> , Naoto Horiguchi <sup>2</sup> , Eddy Simoen <sup>2</sup> , Dimitri Boudier <sup>3</sup> and Bogdan Cretu <sup>3</sup> <sup>1</sup> EE Dept., KU Leuven, Leuven, Belgium; <sup>2</sup> Imec, Leuven, Belgium; <sup>3</sup> ENSICAEN, UNICAEN, CNRS, GREYC, University of Caen, Caen, France
16:30	D2-3	<b>A Graphene Base Transistor for Potential Terahertz Application</b>
Nov.4		Chi Liu <sup>1</sup> , Wei Ma <sup>1,2</sup> , Maolin Chen <sup>1,2</sup> , Wencai Ren <sup>1,2</sup> , Dongming Sun <sup>1,2*</sup> <sup>1</sup> Shenyang National Laboratory for Materials Science, Institute of Metal Research, Chinese Academy of Sciences, 72 Wenhua Road, Shenyang, China; <sup>2</sup> School of Materials Science and Engineering, University of Science and Technology of China, 72 Wenhua Road, Shenyang, China
16:45	D2-4	<b>A LUT-Based Model of Tri-input TFET</b>
Nov.4		Han-Ye Gao, Jian-Ping Hu* Faculty of Engineering and Computer Science, Ningbo University, Ningbo, China
17:00	D2-5	<b>Physical Insights into the Impact of Internal Metal Gate on the Subthreshold Behavior of NCFET Based on Domain Switching Dynamics</b>
Nov.4		Tianyue Fu, Qianqian Huang*, Liang Chen, Chang Su, Ru Huang* Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China
17:15	D2-6	<b>Improved Device Performance of MoTe<sub>2</sub> nanoribbon Transistors with Solution-processed Ternary HfAlO<sub>x</sub> High-k Dielectric</b>
Nov.4		Yuan Liu <sup>1,2</sup> , Zijian Xie <sup>1,2</sup> , Li Yang <sup>1,2</sup> , Xiaokun Wen <sup>1,2</sup> , Wenyu Lei <sup>1,2</sup> , Haixin Chang <sup>1,2</sup> , Wenfeng Zhang <sup>1,2*</sup> <sup>1</sup> Center for Joining and Electronic Packaging, State Key Laboratory of Material Processing and Die & Mould Technology, School of Materials Science and Engineering, Huazhong University of Science and Technology, Wuhan, China; <sup>2</sup> Shenzhen R&D Center of Huazhong University of Science and Technology, Shenzhen, China

## Session E2 Focus session(ROOM E)

**Session Chair:** Prof. Yuchao Yang (Peking University, China)

15:30	E2-1	<b>2D materials for next-generation computing technologies</b>
Nov.4	(Invited)	Peng Zhou Fudan University, China
16:00	E2-2	<b>2D van der Waals Heterostructures for Emerging Device Applications</b>
Nov.4	(Invited)	Feng Miao School of Physics, Nanjing University, Nanjing, China



16:30	E2-3	<b>Material Searching and Design for Phase-Change Memory Devices</b>
Nov.4	(Invited)	Xian-Bin Li <sup>1*</sup> <sup>1</sup> State Key Laboratory on Integrated Optoelectronics and College of Electronic Science and Engineering, Jilin University, Changchun, China
17:00	E2-4	<b>Ultrathin dielectric integration and reliability for 2D semiconductors</b>
Nov.4	(Invited)	Xinran Wang School of Electronic Science and Engineering, Nanjing University, China

## Session Poster Session I device & process

**Session Chair:** Prof. Saisheng Xu (Fudan University, China)

17:45	P1-1	<b>ft Improvement of RF CMOS Transistor in Circuit-Level by Layout Optimization</b>
Nov.4		Zhi-Jian Chen <sup>1*</sup> , Peng-Cheng Huang <sup>1</sup> , Bin Li <sup>1</sup> , Yu-Chen Wang <sup>1</sup> , Xiao-Ling Lin <sup>2</sup> , Hong Chen <sup>1</sup> <sup>1</sup> School of Microelectronics, South China University of Technology Guangzhou, Guangdong, China; <sup>2</sup> Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou, China
17:50	P1-2	<b>Optimization of Ion Implanter Hardware for Metal Contamination Reduction</b>
Nov.4		Xiaoxu Kang <sup>*1</sup> , Junyu Xie <sup>2</sup> , Long Tian <sup>2</sup> , Zhangfa Chen <sup>1</sup> , Dong He <sup>1</sup> , Xiaoyu Sheng <sup>1</sup> , Xiaoqiang Zhou <sup>1</sup> , Ruoxi Shen <sup>1</sup> , Xiaolan Zhong <sup>1</sup> , Shoumian Chen <sup>1</sup> , Yuhang Zhao <sup>1</sup> , Shanshan Liu <sup>3</sup> , Limin Zhu <sup>3</sup> , Hanwei Lu <sup>3</sup> , Yun Xu <sup>3</sup> , Bo Zhang <sup>3</sup> <sup>1</sup> Process Technologies Department, Shanghai IC R&D Center, ICRD, Shanghai, China; <sup>2</sup> BEIJING ZHONGKEXIN ELECTRONICS EQUIPMENT CO., LTD, Beijing, China; <sup>3</sup> Shanghai Huahong Grace Semiconductor Manufacturing Corporation, Shanghai, China
17:55	P1-3	<b>Design and Implementation of a Low-cost AES Coprocessor Based on eSTT-MRAM IP</b>
Nov.4		Xingjie Liu <sup>1</sup> , Yong Chen <sup>1</sup> , Kaiwen Lu <sup>1</sup> , Dongsheng Liu <sup>1*</sup> , Bo Liu <sup>2</sup> , Quming Jiang <sup>3</sup> <sup>1</sup> School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; <sup>2</sup> Key Laboratory of Spintronics Materials, Devices and Systems of Zhejiang Province, Hangzhou, China; <sup>3</sup> Chutian Dragon Co., Ltd., Dongguan, China
18:00	P1-4	<b>Design for Saddle-Fin Device Performance Boosting with Dual Work Function Gate Formation Word Line</b>
Nov.4		Xiang Liu <sup>1*</sup> , River Jiang <sup>1</sup> , Ning Li <sup>1</sup> , Hang Yang <sup>1</sup> , Jongsung Jeon <sup>1</sup> , Blacksmith Wu <sup>1</sup> , and Mark Cao <sup>1</sup> <sup>1</sup> Product Research and Development, ChangXin Memory Technologies, Inc., Hefei, China
18:05	P1-5	<b>Graphene-based Quantum Dots: Fabrication and Properties</b>
Nov.4		Xuemin Yu, Zhongzheng Tian, Muchan Li, Dacheng Yu, Liming Ren, and Yunyi Fu <sup>*</sup> Institute of Micro-/Nanoelectronics, Peking University, Beijing, China
18:10	P1-6	<b>A Comparison Study of Velocity Saturation Models for Gate-all-around MOSFETs</b>
Nov.4		Haotian Zhong <sup>1</sup> , Zhao Rong <sup>1</sup> , Xiaoqing Huang <sup>1</sup> , Yihan Chen <sup>2</sup> , Lining Zhang <sup>1</sup> , Xinnan Lin <sup>1*</sup> <sup>1</sup> School of Electronic and Computer Engineering, Peking University, Shenzhen, China; <sup>2</sup> School of HSS, The Chinese University of Hong Kong (Shenzhen), Shenzhen, China
18:15	P1-7	<b>Charge Detrapping on Gate Edge of AlGaNGaN HEMT Under Drain Stress</b>

Nov.4		Rongkang Niu, Tianjiao Dai, Xinxin Zhang, Kuanchang Chang*, Xinnan Lin* The Shenzhen Key Lab of Advanced Electron Device and Integration, School of Electronic and computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China
18:20	P1-8	<b>Low temperature electric field dependent mobility of the current oscillation regime in silicon junctionless nanowire transistor</b> Chong Yang <sup>1,2</sup> , Wei-Hua Han <sup>1,2*</sup> , Jun-Dong Chen <sup>1,2</sup> , Xiao-Di Zhang <sup>1,2</sup> and Yang-Yan Guo <sup>1,2</sup> <sup>1</sup> Engineering Research Center of Semiconductor Integrated Technology, Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China; <sup>2</sup> Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences, Beijing, China
18:25	P1-9	<b>A Novel Self-Aligned Dopant-Segregated Schottky Tunnel-FET with Asymmetry Sidewall Based on Standard CMOS Technology</b> Yiqing Li <sup>1,2</sup> , Qianqian Huang <sup>2*</sup> , Mengxuan Yang <sup>2</sup> , Ting Li <sup>2</sup> , Zhixuan Wang <sup>2</sup> , Weihai Bu <sup>3</sup> , Jin Kang <sup>3</sup> , Wenbo Wang <sup>3</sup> , Shengdong Zhang <sup>1</sup> , and Ru Huang <sup>2*</sup> <sup>1</sup> School of Electronic and Computer Engineering, Peking University, Shenzhen, China; <sup>2</sup> Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University, Beijing, China; <sup>3</sup> Semiconductor Technology Innovation Center (Beijing), Beijing, China
18:30	P1-10	<b>Influence of the acceptor-type trap on the characteristic of the short-channel GaN MOS-HEMT</b> Yijun Shi*, Zhiwei Fu, Bin Yao, Si Chen, Yiqiang Chen, Bin Zhou, Yun Huang, Zhizhe Wang The Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou, China
18:35	P1-11	<b>A Study on the Threshold Voltage Shift under Gate-pulse Stress in D-mode GaN MIS-HEMTs</b> Xinxin Zhang, Rongkang Niu, Zhangwei Huang, Tianjiao Dai, Kuan-Chang Chang*, Xinnan Lin* The Shenzhen Key Lab of Advanced Electron Device and Integration, School of Electronic and computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China
18:40	P1-12	<b>An Optoelectronic Chip with excellent orthogonality for Encoder Application</b> Yu-Song Mu <sup>1</sup> , Ning Ding <sup>1</sup> , Yan Ma <sup>1</sup> , Yu-Chun Chang <sup>1*</sup> <sup>1</sup> State Key Laboratory on Integrated Optoelectronics, College of Electronic Science and Engineering, Jilin University, Changchun, China
18:45	P1-13	<b>Fully Self-Aligned Homojunction Bottom-Gate Amorphous InGaZnO TFTs with Al Reacted Source/Drain Regions</b> Xiaoliang Zhou <sup>1</sup> , Yang Shao <sup>1</sup> , Huan Yang <sup>1</sup> , Qingping Lin <sup>1</sup> , Lei Lu <sup>1</sup> , Yi Wang <sup>2</sup> , Shengdong Zhang <sup>1,2*</sup> <sup>1</sup> School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China; <sup>2</sup> Institute of Microelectronics, Peking University, Beijing, China
18:50	P1-14	<b>Sputtering-Deposited Hafnium Oxide Dielectric for High-Performance InGaZnO Thin Film Transistors</b> Meng Li <sup>1</sup> , Jun-Chen Dong <sup>2*</sup> , Qi Li <sup>2</sup> , De-Dong Han <sup>2</sup> , Zhi-Nong Yu <sup>1*</sup> , Yi Wang <sup>2</sup> , Xing Zhang <sup>2</sup>

18:55	P1-15	<b>Performance enhancement of ATZO TFTs by component control and post treatment</b> Zhuang Yi, Dedong Han*, Junchen Dong, Huijin Li, Dazhong Zhou, Xing Zhang, and Yi Wang* Institute of Microelectronics, Peking University, Beijing, China
Nov.4		
19:00	P1-16	<b>Enhancing WLCSP Reliability through Stress Relief Methods</b> Xin-Rong Liu*, Ya-Wei Dai*, Yan-Yan Zhu, Meng-Meng Hu Department of Product Engineering, Hisilicon Technologies Co., LTD
Nov.4		
19:05	P1-17	<b>Study of Silicon Controlled Rectifier Devices with Different Dimensions for ESD Protection</b> Yize Wang <sup>1</sup> , Junmin He <sup>1</sup> , Yi Hu <sup>2</sup> , Yubo Wang <sup>2</sup> , Yuan Wang <sup>1*</sup> <sup>1</sup> Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University, Beijing, P. R. China; <sup>2</sup> Beijing Smart-Chip Microelectronics Technology Co., Ltd., Beijing, China
Nov.4		
19:10	P1-18	<b>Investigation on Premature Breakdown Mechanisms in AlGaN/GaN HEMTs by TCAD simulations</b> Lingyan Shen <sup>1*</sup> , Xinhong Cheng <sup>1</sup> , Li Zheng <sup>1</sup> , Qi Luo <sup>1</sup> , Zhongjian Wang <sup>1</sup> <sup>1</sup> State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, P.R. China
Nov.4		
19:15	P1-19	<b>A Simple and Efficient Fuse-Trimming Circuit for Analog Design</b> Xianjie Wan, Lin Zhang, Jia Liu*, Jun Liu, and Dongbing Fu Chongqing GigaChip Technology Co. Ltd., No.24 Institute of China Electronics Technology Group (CETC), Chongqing, P.R.China
Nov.4		
19:20	P1-20	<b>Simulation Studies about the NON Spacer Effects on the DRAM Access Transistor Performance</b> Xiang Liu <sup>1*</sup> , Jongsung Jeon <sup>1</sup> , Blacksmith Wu <sup>1</sup> , and Mark Cao <sup>1</sup> <sup>1</sup> Product Research and Development, ChangXin Memory Technologies, Inc., Hefei, China
Nov.4		
19:25	P1-21	<b>Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells</b> Zhong-Shan Zheng <sup>1, 2, 3*</sup> , Zhen-Tao Li <sup>1</sup> , Bo Li <sup>1, 2</sup> , Jia-Jun Luo <sup>1, 2</sup> , Zheng-Sheng Han <sup>1, 2, 3</sup> , Xin-Yu Liu <sup>1, 2, 3</sup> <sup>1</sup> Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China; <sup>2</sup> Key Laboratory of Silicon Device Technology, Chinese Academy of Sciences, Beijing, China; <sup>3</sup> School of Microelectronics, University of Chinese Academy of Sciences, Beijing, China
Nov.4		
19:30	P1-22	<b>A new depth information detection pixel based on lateral Photodiode</b> Hang Xu, Lin Chen, Hao Zhu, Qing-Qing Sun* and David Wei Zhang Department of Microelectronics, Fudan University, Shanghai 200433, China
Nov.4		
19:35	P1-23	<b>A computationally efficient nonlinear dynamic model for cMUT based on COMSOL and MATLAB/Simulink</b> Yan Wang <sup>1</sup> , Le-Ming He <sup>1,2</sup> , Ziwei Li <sup>1</sup> , Weijiang Xu <sup>2</sup> , Junyan Ren <sup>1*</sup>
Nov.4		

<sup>1</sup>State Key Laboratory of ASIC and System, Fudan University, Shanghai, China; <sup>2</sup>Université Polytechnique Hauts-de-France, CNRS, Université Lille, ISEN. Centrale Lille, UMR 8520-IEMN- Institut d'Électronique de Microélectronique et de Nanotechnologie, DOAE—Département d'Opto-Acousto-Électronique, F-59313 Valenciennes CEDEX 9, France

19:40	P1-24	<b>Isopropanol swelling of polydimethylsiloxane for reducing gold nanoparticles to enhance photoacoustic transducer</b> Qing Wang <sup>1</sup> , Xubo Wang <sup>1</sup> , Shuren Song <sup>1</sup> , Antoine Riaud <sup>1*</sup> , Jia Zhou <sup>1</sup> <sup>1</sup> State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China
Nov.4		
19:45	P1-25	<b>Physical and Electrical Characterization of Doped Amorphous Silicon Resistor</b> Xiaolan Zhong <sup>*1</sup> , Xiaoxu Kang <sup>1</sup> , Ruoxi Shen <sup>1</sup> <sup>1</sup> Process Technologies Department, Shanghai IC R&D Center, ICRD, Shanghai, China
Nov.4		
19:50	P1-26	<b>Design Technology Co-Optimization for 3 nm Gate-All-Around Nanosheet FETs</b> Meng Wang <sup>1</sup> , Yabin Sun <sup>1*</sup> , Xiaojin Li <sup>1</sup> , Yanling Shi <sup>1</sup> , Shaojian Hu <sup>2</sup> , Enming Shang <sup>2</sup> , Shoumian Chen <sup>2</sup> <sup>1</sup> Key Laboratory of Multidimensional Information Processing, Department of Electrical Engineering, East China Normal University, Shanghai, China; <sup>2</sup> Integrated Circuit Research and Development Center, Shanghai, China
Nov.4		
19:55	P1-27	<b>SPICE Modeling and Verification of Wafer-Scale MoS<sub>2</sub> Transistors</b> Xi Wang, Shunli Ma <sup>*</sup> , Wenzhong Bao <sup>*</sup> , Junyan Ren <sup>*</sup> <sup>1</sup> State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
Nov.4		
20:00	P1-28	<b>Influence of Gate-Drain Underlap Length on Germanium Gate-All-Around Tunneling Field-Effect-Transistors</b> Kai-Xiao Wei, Xiao-Jin Li <sup>*</sup> , Ya-Bin Sun, Yan-Ling Shi Key Laboratory of Multidimensional Information Processing, Department of Electrical Engineering, East China Normal University, Shanghai, China
Nov.4		
20:05	P1-29	<b>Single Event Transient Pulses Fault Injection Model based on LET for Circuit-Level Simulation</b> Chang-Qing Xu <sup>*</sup> , Yi Liu, Xiao-Dong Weng, Zhi-Bing Li, Yin-Tang Yang School of Microelectronics, Xidian University, Xi'an, China
Nov.4		
20:10	P1-30	<b>Charge Plasma-Based Junctionless FinFET for The Immune of Fin Sidewall Angle Variation</b> Bao-Liang Liu <sup>1</sup> , Hung-Chih Chin <sup>2</sup> , Haijun Lou <sup>3</sup> , Kuan-Chang Chang <sup>1*</sup> , Xinnan Lin <sup>1**</sup> <sup>1</sup> The Shenzhen Key Lab of Advanced Electron Device and Integration ECE, Peking University Shenzhen Graduate School, Shenzhen, P.R.China; <sup>2</sup> Semiconductor Manufacturing International (Shenzhen) Corporation, Shenzhen, P.R.China; <sup>3</sup> The Institute of Advanced Technology, Zhejiang University, Hangzhou, P.R.China
Nov.4		
20:15	P1-31	<b>Static and Dynamic Simulation Study on 15 kV 4H-SiC p-Channel IGBTs</b> Xiao-Li Tian <sup>1*</sup> , Wang Feng <sup>1,2</sup> , Yu Yang <sup>1,2</sup> , Xiao-Fei Lu <sup>1</sup> , Jiang Lu <sup>1</sup> , Yun Bai <sup>1</sup> <sup>1</sup> Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China; <sup>2</sup> College of Microelectronics, University of Chinese Academy of Sciences, Beijing, China
Nov.4		
20:20	P1-32	<b>A Wafer Map Defect Pattern Classification Model Based on Deep Convolutional Neural Network</b>

Nov.4		Dong-yang Du*, Zheng Shi Institute of VLSI Design, Zhejiang University, Hangzhou, China
20:25	P1-33	<b>An Adaptive Gate Current Modulator based on Fuzzy PID for Voltage Equalization in Series Connected IGBTs</b> Jia-Li Wan <sup>1</sup> , Ze-Hong Li *, Xiao Zeng, Min Ren, Wei Gao, Jin-Ping Zhang, Bo Zhang, Zhao-Ji Li Nov.4 <sup>1</sup> The State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronics Science and Technology of China (UESTC), Chengdu, Sichuan/China
20:30	P1-34	<b>Dense-Atrous U-Net with salient computing for Accurate Retina Vessel Segmentation</b> Xiao-Min Li <sup>1</sup> , Geng-Sheng Chen <sup>1</sup> , Shu-Yang Wang <sup>2*</sup> Nov.4 <sup>1</sup> State Key Laboratory of ASIC and System, Fudan University, No.825 Zhangheng Road, Shanghai, China; <sup>2</sup> Department of Pathology, School of Basic Medical Sciences, Fudan University, No.130 Dong'an Road, Shanghai, China
20:35	P1-35	<b>A Novel Process Variation Model for Test Cost Reduction in Wafers with Addressable Monitoring Structures</b> Gui-Feng Ren <sup>1*</sup> , Zheng Shi <sup>1</sup> Nov.4 <sup>1</sup> Institute of VLSI Design, Zhejiang University, Hangzhou, China

### Keynote Session 3

**Session Chair:** Prof. Jan Van der Spiegel (University of Pennsylvania, USA)

08:30	K3-1	<b>Self-Interference Cancellation Circuits and System for Full Duplex Communication and Neutral Interface Applications</b> Nov.5 (Invited) Prof. Chris Rudell University of Washington, USA
09:15	K3-2	<b>Recent Advancement in Li-Fi System-on-Chip Design and Emerging Applications</b> Nov.5 (Invited) Prof. Patrick Yue, Director HKUST-Qualcomm Optical Wireless Lab, Hong Kong University of Science & Technology

### Special Session A3 AI Circuit & System 1(ROOM A)

**Session Chair:** Prof. Tzu-Hsien Sang (Inst of Electronics, NCTU, Taiwan/China)

10:00	A3-1	<b>Small-world-based Structural Pruning for Efficient FPGA Inference of Deep Neural Networks</b> Nov.5 (Invited) Gokul Krishnan <sup>1</sup> , Yufei Ma <sup>2</sup> , Yu Cao <sup>1</sup> <sup>1</sup> School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA; <sup>2</sup> School of Electronics Engineering and Computer Science, Peking University, Beijing, China
10:30	A3-2	<b>Flash-based Digital In-memory Computing for Deep Neural Networks</b> Nov.5 (Invited) Runze Han, Yachen Xiang, Peng Huang, Jinfeng Kang* Institute of Microelectronics, Peking University, Beijing, China
11:00	A3-3	<b>HOTCAKE: Higher Order Tucker Articulated Kernels for Deeper CNN Compression</b>

Nov.5 **(Invited)** Rui Lin<sup>1\*</sup>, Ching-Yun Ko<sup>2</sup>, Zhuolun He<sup>3</sup>, Cong Chen<sup>1</sup>, Yuan Cheng<sup>4</sup>, Hao Yu<sup>5</sup>, Graziano Chesi<sup>1</sup>, Ngai Wong<sup>1</sup>  
<sup>1</sup>Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam, Hong Kong; <sup>2</sup>Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, USA; <sup>3</sup>Department of Computer Science and Engineering, Chinese University of Hong Kong, Shatin, NT, Hong Kong; <sup>4</sup>Department of Micro/Nanoelectronics, Shanghai Jiao Tong University, Shanghai, China; <sup>5</sup>Department of Electrical and Electronic Engineering, Southern University of Science and Technology, China

**11:30 A3-4 Deep Spiking Binary Neural Network for Digital Neuromorphic Hardware**  
 Nov.5 Zilin Wang, Kefei Liu, Xiaoxin Cui\*, Yuan Wang\*  
 Key Laboratory of Microelectronics Device and Circuits (MOE) Institute of Microelectronics, Peking University, Beijing, P. R. China

**11:45 A3-5 MF-Conv: A Novel Convolutional Approach Using Bit-Resolution-based Weight Decomposition to Eliminate Multiplications for CNN Acceleration**  
 Nov.5 Chen Yang\*, Xianxian Lv, Bowen Li, Shiquan Fan, Kuizhi Mei, Li Geng  
 School of Microelectronics, Xi'an Jiaotong University, Shaanxi, China

**12:00 A3-6 A Deep learning Feature Fusion Algorithm based on Lensless Cell detection system**  
 Nov.5 Shuaijun Li<sup>1</sup>, Li Dai<sup>1\*</sup>, Jianwei Li<sup>1</sup>, Chen Wang<sup>1</sup>, Ningmei Yu<sup>1</sup>  
<sup>1</sup>School of Automation and Information Engineering, Xi'an University of Technology, Xi'an, China

**12:15 A3-7 Fall Detection Based on an Inertial Sensor and a Customized Artificial Neural Network Algorithm**  
 Nov.5 Wei Ma<sup>1</sup>, Zhiming Xiao<sup>1</sup>, Xiaosai Liu<sup>1</sup>, Dongyang Tang<sup>2</sup>, Weibo Hu<sup>1\*</sup>  
<sup>1</sup>ICSS-LAB (SZ), College of Electronic Information and Optical Engineering, Nankai University, TJ, China; <sup>2</sup>College of Engineering, Texas Tech University, Lubbock, TX, USA

### Session B3 Analog Circuit 3(ROOM B)

**Session Chair:** Prof. Zhao Zhang (Graduate School of Advanced Sciences of Matter, Japan)

**10:00 B3-1 A High-stability Fast-recovery Floating Power Rail Generation Circuit for High-Voltage Applications**  
 Nov.5 **(Invited)** Zekun Zhou\*, Jiani Wang, Zhengyang Jin, Bo Zhang  
 State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, Sichuan, China

**10:30 B3-2 A High Dynamic Range Pixel Circuit with High-voltage Protection for 128×128 Linear-mode APD Array**  
 Nov.5 Yuting Gu<sup>1</sup>, Wengao Lu<sup>1\*</sup>, Yuze Niu<sup>1</sup>, Yacong Zhang<sup>1\*</sup>, Zhongjian Chen<sup>1</sup>  
<sup>1</sup>Key Laboratory of Microelectronic Devices and Circuits, Department of Microelectronics, Peking University

**10:45 B3-3 A Segmented Mach-Zehnder Modulators Driver in 0.13 um SiGe BiCMOS with an Output Swing of 3 Vppd at 25 Gb/s**  
 Nov.5 Jun Huang\*, Dezhi Xing, Shuai Tang, Fangyuan Ren, Yao Wang  
 United Microelectronics Center Co., Ltd, Chongqing, China

11:00	B3-4	<b>A high-efficiency WPT system with dual-output and enhanced coupling efficiency</b>
Nov.5		Mingming Zhang <sup>1</sup> , Xian Tang <sup>1*</sup> , and Wai Tung Ng <sup>2</sup> <sup>1</sup> Shenzhen International Graduate School, Tsinghua University, Shenzhen, China; <sup>2</sup> Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada
11:15	B3-5	<b>DESIGN OF SIXTH-ORDER PASSIVE QUADRATURE SIGNAL GENERATION NETWORK BASED ON POLYPHASE FILTER</b>
Nov.5		MinhTri Tran <sup>1</sup> , Akemi Hatta <sup>2</sup> , Anna Kuwana <sup>3</sup> , and Haruo Kobayashi <sup>4</sup> Division of Electronics and Informatics, Gunma University, Kiryu, Japan
11:30	B3-6	<b>Novel CMOS Positive and Negative Voltage Mutual Conversion Circuits and Regulators</b>
Nov.5		Moufu Kong*, Bin Wang, BingKe Zhang, Ke Huang, Jiaxin Guo, Jiawei Xu State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu
11:45	B3-7	<b>A Configurable Transceiver for Eddy Current Angular Displacement Sensor with Angle Error &lt;0.8°</b>
Nov.5		Yating Zou, Xuankai Zhi, Junshang Li, Yajie Qin* State Key Laboratory of ASIC and System, Fudan University, Shanghai, China

### Session C3 Compound & Organic devices 1(ROOM C)

**Session Chair:** Dr. Eddy Simoen (imec, Belgium)

10:00	C3-1	<b>Materials and Defect Aspects of III-V and III-N Devices for High-Speed Analog/RF Applications</b>
Nov.5	(Invited)	Eddy Simoen <sup>1*</sup> , Po-Chun (Brent) Hsu <sup>1,2</sup> , Hao Yu <sup>1</sup> , Hongyue Wang <sup>1,3</sup> , Ming Zhao <sup>1</sup> , Kenichiro Takakura <sup>1,4</sup> , Vamsi Putcha <sup>1</sup> , Uthayasankaran Peralagu <sup>1</sup> , Bertrand Parvais <sup>1</sup> , Niamh Waldron <sup>1</sup> , and Nadine Collaert <sup>1</sup> <sup>1</sup> Imec, Kapeldreef 75, B-3001 Leuven, Belgium; <sup>2</sup> Depart of Materials Eng., KU Leuven, 3001 Leuven, Belgium; <sup>3</sup> Depart of Electronics Eng. And Computer Sci., Peking University, Beijing, China; <sup>4</sup> National College of Technology (KOSEN), Kumamoto-College, Kumamoto, Japan
10:30	C3-2	<b>Defect Dehydrogenation in Si-MOS and Compound-Semiconductor- Based Devices</b>
Nov.5	(Invited)	D. M. Fleetwood <sup>1,2</sup> , *, P. F. Wang <sup>1</sup> , E. X. Zhang <sup>1</sup> , R. D. Schrimpf <sup>1</sup> , and S. T. Pantelides <sup>2,1</sup> <sup>1</sup> Department of Electrical Engineering and Computer Science, Vanderbilt University, Nashville, TN 37235, USA; <sup>2</sup> Department of Physics and Astronomy, Vanderbilt University, Nashville, TN 37235, USA
11:00	C3-3	<b>Vertical GaN Power Transistor with Embedded Fin-shaped Diode for High Performance Power Conversion</b>
Nov.5		Tao Sun <sup>1</sup> , Xiaorong Luo <sup>1*</sup> , Jie Wei <sup>1</sup> , Dongfa Ouyang <sup>1</sup> , Gaoqiang Deng <sup>1</sup> , Siyu Deng <sup>1</sup> , Qian Wang <sup>2</sup> , Song Bo <sup>2</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> State Key Laboratory of Electronic Thin Films and Integrated Devices University of Electronic Science and Technology of China, Chengdu, China; <sup>2</sup> State Key Laboratory of Wide-Bandgap Semiconductor Power Electronic Devices, Nanjing Electronic Devices Institute, Nanjing, China
11:15	C3-4	<b>A Novel Ultra-thin-barrier AlGaIn/GaN MIS-gated Hybrid Anode Diode Featuring</b>



### Improved High-temperature Reverse Blocking Characteristic

Nov.5

Liyang Zhu<sup>1</sup>, Qi Zhou<sup>12\*</sup>, Kuangli Chen<sup>1</sup>, Xiu Yang<sup>1</sup>, Jiacheng Lei<sup>3</sup>, Zhihua Luo<sup>1</sup>, Chunhua Zhou<sup>1</sup>, Kevin J. Chen<sup>3</sup>, and Bo Zhang<sup>1</sup>

<sup>1</sup>University of Electronic Science and Technology of China (UESTC), Chengdu, China;

<sup>2</sup>Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China; <sup>3</sup>Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong

11:30

C3-5

### A Low Input Capacitance p-GaN Gate HEMT with Split Source-Field-Plate for Low Switching Loss

Nov.5

Fangzhou Wang, Wanjun Chen\*, Xiaorui Xu, Yajie Xin, Yun Xia, Ruize Sun, Qi Zhou, Bo Zhang

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China

## Session D3 Device Technology 3(ROOM D)

**Session Chair:** Prof. Yanqing Wu (Peking University, China)

10:00

D3-1

### Understanding Hot Carrier Degradation and Variation in FinFET Technology

Nov.5

(Invited)

Runsheng Wang\*, Zhuoqing Yu, Jiayang Zhang, Zixuan Sun, Zhe Zhang, Ru Huang

Institute of Microelectronics, Peking University, Beijing, China

10:30

D3-2

### Reliability Challenges in Advanced Technology Node: from Transistor to Circuit

Nov.5

(Invited)

Changze Liu\*, Pengpeng Ren, Yongsheng Sun, Dan Gao, Weichun Luo, Zanfeng Chen and Yu Xia

Department of COT, Hisilicon Technologies Co., LTD, Shenzhen, China

11:00

D3-3

### A 5 nm Logic FinFET Device Design

Nov.5

(Invited)

Yu Ding<sup>1\*</sup>, Xin Luo<sup>1</sup>, Shaojian Hu<sup>1</sup>, Qiang Wu<sup>1</sup>, Shoumian Chen<sup>1</sup> and Yuhang Zhao<sup>1</sup>

<sup>1</sup>Shanghai Integrated Circuit Research and Development Center, No. 497 Gaosi Road, Pudong New Area, Shanghai, P. R. China

11:15

D3-4

### Variation Investigation of Junction-less Transistor with Side-wall Charge-plasma Structure Induced by Line Edge Roughness

Nov.5

Kai Liu<sup>1</sup>, Hung-Chih Chin<sup>2</sup>, Haijun Lou<sup>3</sup>, Kuan-Chang Chang<sup>1</sup>, Xinnan Lin<sup>1\*</sup>

<sup>1</sup>The Key Laboratory of Integrated Microsystem, ECE, Peking University Shenzhen Graduate School, Shenzhen, P. R. China; <sup>2</sup>Semiconductor Manufacturing International (Shenzhen) Corporation, Shenzhen, P.R. China; <sup>3</sup>Research Center of MicroSatellite, Zhejiang University, Hangzhou, Zhejiang, China

11:30

D3-5

### High-Frequency Performance of MoS<sub>2</sub> Transistors at Cryogenic Temperatures

Nov.5

Qingguo Gao<sup>1,2</sup>, Chongfu Zhang<sup>1,2\*</sup>, Zhenfeng Zhang<sup>3</sup>, Zichuan Yi<sup>2</sup>, Xinjian Pan<sup>2</sup>, Feng Chi<sup>2</sup>, Liming Liu<sup>2</sup>, Xuefei Li<sup>3</sup>, Yanqing Wu<sup>3,4\*</sup>

<sup>1</sup>School of Information and Communication Engineering, University of Electronic Science and Technology of China, Chengdu, China; <sup>2</sup>School of Electronic Information, University of Electronic Science and Technology of China, Zhongshan Institute, Zhongshan, China; <sup>3</sup>Wuhan National High Magnetic Field Center and School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; <sup>4</sup>Institute of Microelectronics and Key Laboratory of Microelectronic Devices and Circuits (MOE) and Frontiers Science Center for Nano-optoelectronics, Peking University, Beijing, China



## Session E3 Special session 1(ROOM E)

**Session Chair:** Prof. Jun Han (Fudan University, China)

- 10:00 E3-1 Design and Implementation of NFC Smart Card SoC with eSTT-MRAM IP**  
Nov.5 (Invited) Kaiwen Lu<sup>1</sup>, Xingjie Liu<sup>1</sup>, Yong Chen<sup>1</sup>, Dongsheng Liu<sup>1\*</sup>, Bo Liu<sup>2</sup>, Liang Wu<sup>3</sup>  
<sup>1</sup>School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; <sup>2</sup>Key Laboratory of Spintronics Materials, Devices and Systems of Zhejiang Province, Hangzhou, China; <sup>3</sup>Chutian Dragon Co., Ltd., Dongguan, China
- 10:30 E3-2 ESGAN: Edge Loss and Spatial Convolution Generative Adversarial Network for Image Inpainting**  
Nov.5 (Invited) Liyu Lin<sup>1</sup>, Yun Chen<sup>1\*</sup>, GengSheng Chen<sup>1</sup>, Xiaoyang Zeng<sup>1</sup>  
<sup>1</sup>Department of Microelectronics, Fudan University, Shanghai, China
- 11:00 E3-3 An Improved Synthesis Method of Logic Circuits based on the NMOS-like RRAM Gates**  
Nov.5 (Invited) Wenqiang Ye, Xiaole Cui\*, Ye Ma, Feng Wei  
Key Lab of Integrated Microsystems Peking University Shenzhen Graduate School Shenzhen, China
- 11:30 E3-4 Study on the hardening of single-event transient in D-type flip-flop based on InP HBT**  
Nov.5 (Invited) Yutao Zhang\*, Hongliang Lv, Yuming Zhang, Yimen Zhang, Xiaohong Zhao, Shaojun Li  
The State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an, China

## Special Session A4 AI Circuit & System 2(ROOM A)

**Session Chair:** Dr. Gokul Krishnan (Arizona State University, USA)

- 13:30 A4-1 Low Power AI ASIC Design for Portable Edge Computing**  
Nov.5 (Invited) Yuan Lei<sup>1</sup>, Peng Luo<sup>1</sup>, Chi Hong Chan<sup>1</sup>, Xiao Huo<sup>1</sup>, Yiu Kei Li<sup>1</sup>, Mei Kei Ieong<sup>1\*</sup>  
<sup>1</sup>United Microelectronics Center (Hong Kong), Hong Kong SAR
- 14:00 A4-2 Hardware Implementation of Depthwise Separable Convolution Neural Network**  
Nov.5 Yancao Jiang<sup>1</sup>, Jie Ren<sup>1</sup>, Xiang Xie<sup>1</sup>, Chun Zhang<sup>1\*</sup>  
<sup>1</sup>Institute of Microelectronics, Tsinghua University, Beijing, China
- 14:15 A4-3 A 681 GOPS/W~3.59 TOPS/W CNN Accelerator Based on Novel Data Flow Scheduling Scheme**  
Nov.5 Yan Li<sup>1</sup>, Xiaoling Ding<sup>1</sup>, Haichuan Yang<sup>1</sup>, Xuan Zhang<sup>1</sup>, Yu Gong<sup>2</sup>, Bo Liu<sup>2\*</sup>  
<sup>1</sup>School of Integrated Circuits, Southeast University, Wuxi, China; <sup>2</sup>School of Electronic Science and Engineering, Southeast University, Nanjing, China
- 14:30 A4-4 A Lightweight CNN for Low-Complexity HEVC Intra Encoder**  
Nov.5 Xiaobo Guo, Qin Wang, Jianfei Jiang\*  
Department of Microelectronics and Nanoscience, Shanghai Jiaotong University, Shanghai, China
- 14:45 A4-5 Deep Compression Methods for Neural Network-based SAR-Pipelined ADC Calibrator**

Nov.5		Chenhui Zhou <sup>1</sup> , Min Chen <sup>1</sup> , Ziwei Li <sup>1</sup> , Chixiao Chen <sup>2</sup> , Fan Ye <sup>1</sup> and Junyan Ren <sup>1*</sup> <sup>1</sup> State-Key Laboratory of ASIC and System, Fudan University, Shanghai, China; <sup>2</sup> Academy of Engineering and Technologies, Fudan University, Shanghai, China
15:00	A4-6	<b>Low Power Keyword Recognition Accelerator based on Approximate Calculation of Deep-Shift Neural Network</b>
Nov.5		Lepeng Huang <sup>1</sup> , Zilong Zhang <sup>2</sup> , Haichuan Yang <sup>2</sup> , Yuhao Sun <sup>2</sup> , Yu Gong <sup>1</sup> , Wei Ge <sup>1</sup> , Bo Liu <sup>1*</sup> <sup>1</sup> School of Electronic Science and Engineering, Southeast University, Nanjing, China; <sup>2</sup> School of Integrated Circuits, Southeast University, Wuxi, China
15:15	A4-7	<b>Hardware Trojan Attacks on the Reconfigurable Interconnections of Convolutional Neural Networks Accelerators</b>
Nov.5		Chen Yang*, Jia Hou, Minshun Wu, Kuizhi Mei, Li Geng School of Microelectronics, Xi'an Jiaotong University, Xi'an, Shaanxi, China

### Session B4 Analog Circuit 4(ROOM B)

**Session Chair:** Prof. Yuhua Cheng (Peking University, China)

13:30	B4-1	<b>Ping-Pong Operated Inverter-based OTA using Correlated Level Shifting Technique</b>
Nov.5	(Invited)	Tianqiao Wu <sup>1</sup> , Zhichao Tan <sup>2</sup> , Ning Xie <sup>3*</sup> , Hao Zhang <sup>4</sup> , and Le Ye <sup>4</sup> <sup>1</sup> School of Electronics and Information Engineering, Anhui University, Hefei, China; <sup>2</sup> College of Information Science & Electronic Engineering, Zhejiang University, Hangzhou, China; <sup>3</sup> Shanghai Institute of Technology Physics, Chinese Academy of Sciences, Shanghai, China; <sup>4</sup> Information Technology Institute, Peking University, Tianjin Binhai, China
14:00	B4-2	<b>A Low Power Voltage-Mode Driver Design for CIS Applications</b>
Nov.5	(Invited)	Zi-Rui Xiong Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China
14:30	B4-3	<b>MEASUREMENTS OF SELF-LOOP FUNCTIONS IN HIGH-ORDER PASSIVE AND ACTIVE LOW-PASS FILTERS</b>
Nov.5		MinhTri Tran <sup>1</sup> , Anna Kuwana <sup>2</sup> , Haruo Kobayashi <sup>3</sup> Division of Electronics and Informatics, Gunma University, Kiryu 376-8515, Japan
14:45	B4-4	<b>DESIGN OF LC HARMONIC NOTCH FILTER FOR RIPPLE REDUCTION IN STEP-DOWN DC-DC BUCK CONVERTER</b>
Nov.5		MinhTri Tran <sup>1</sup> , Yasunori Kobori <sup>2</sup> , Anna Kuwana <sup>3</sup> , Haruo Kobayashi <sup>4</sup> Division of Electronics and Informatics, Gunma University, Kiryu 376-8515, Japan
15:00	B4-5	<b>A Pixel Readout Circuit for Hybrid SDD and CMOS Technology</b>
Nov.5		Yongsheng Wang <sup>1*</sup> , Lei Li <sup>1</sup> , Jinhong Duan <sup>1</sup> , Yue Song <sup>1</sup> , Fangfa Fu <sup>1</sup> , Fengchang Lai <sup>1</sup> <sup>1</sup> Department of Microelectronics, Harbin Institute of Technology, Heilongjiang, China
15:15	B4-6	<b>Comprehensive Analysis of Crosstalk Effect at DDR Channel</b>
Nov.5		Maosong Ma*, Xinwang Chen, Jianbin Liu System Application Engineering, Changxin Memory Technologies, Inc., Shanghai, China

## Session C4 Compound & Organic devices 2(ROOM C)

**Session Chair:** Dr. Francis Balestra (IMEP-LAHC, France)

- |              |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|--------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>13:30</b> | <b>C4-1</b> | <b>Solution Printing of Hybrid Semiconductor Films for Electronic Applications</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Nov.5        | (Invited)   | Ming He<br>Department of Microelectronics, Peking University, Beijing, China                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <b>14:00</b> | <b>C4-2</b> | <b>From 5G to 6G: will compound semiconductors make the difference?</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Nov.5        | (Invited)   | N. Collaert*, A. Alian, A. Banerjee <sup>1</sup> , V. Chauhan <sup>1</sup> , R. Y. ElKashlan <sup>2</sup> , B. Hsu <sup>3</sup> , M. Ingels, A. Khaled, K. Vondkar Kodandarama, B. Kunert, Y. Mols, U. Peralagu, V. Putcha, R. Rodriguez, A. Sibaja-Hernandez, E. Simoen, A. Vais, A. Walke, L. Witters, S. Yadav, H. Yu, M. Zhao, P. Wambacq <sup>2</sup> , B. Parvais <sup>2</sup> and N. Waldron<br>Imec, Kapeldreef 75, 3001 Heverlee, Belgium; <sup>1</sup> Imec, Kissimmee, Florida, USA; <sup>2</sup> Also with VUB, Brussels, Belgium; <sup>3</sup> Also KU Leuven, Leuven, Belgium |
| <b>14:30</b> | <b>C4-3</b> | <b>Gate Reliability and V<sub>TH</sub> Stability Investigations of p-GaN HEMTs</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Nov.5        | (Invited)   | Mengyuan Hua <sup>1,*</sup> , Chengcai Wang <sup>1</sup> , Junting Chen <sup>1</sup> , Li Zhang <sup>2</sup> , Zheyang Zheng <sup>2</sup> , and Kevin J. Chen <sup>2</sup><br><sup>1</sup> Department of Electrical and Electronic Engineering, The Southern University of Science and Technology, Shenzhen, China; <sup>2</sup> Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong, China                                                                                                                           |
| <b>15:00</b> | <b>C4-4</b> | <b>A Novel GaN Junction Field-Effect Transistor with Intrinsic Reverse Conduction Capability</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Nov.5        |             | Kuangli Chen <sup>1</sup> , Qi Zhou <sup>12,*</sup> , Liyang Zhu <sup>1</sup> , Zhiwen Dong <sup>1</sup> , Yonglian Cai <sup>1</sup> , Chunhua Zhou <sup>1</sup> , Wanjun Chen <sup>1</sup> , and Bo Zhang <sup>1</sup><br><sup>1</sup> University of Electronic Science and Technology of China (UESTC), Chengdu, China; <sup>2</sup> Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China                                                                                                                                                           |
| <b>15:15</b> | <b>C4-5</b> | <b>Study on Gate Leakage and Trapping Effect in InAlN/GaN HEMTs</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Nov.5        |             | Xingye Zhou, Yuanjie Lv*, Xin Tan, Hongyu Guo, Yanmin Guo, Zhihong Feng*, Shujun Cai*<br>National Key Laboratory of ASIC, Hebei Semiconductor Research Institute, Shijiazhuang, P. R. China                                                                                                                                                                                                                                                                                                                                                                                                 |
| <b>15:30</b> | <b>C4-6</b> | <b>Research on Short Circuit Robustness of Corrugated p-body 4H-SiC MOSFET</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| Nov.5        |             | Xiuxiu Gao <sup>1*</sup> , Chengzhan Li <sup>2</sup> , Fang Qi <sup>1</sup> , Xiaoping Dai <sup>1</sup><br><sup>1</sup> CORESING SEMICONDUCTOR TECHNOLOGY CO . LTD, Zhuzhou,China; <sup>2</sup> ZHUZHOU CRRC TIMES SEMICONDUCTOR CO . LTD, Zhuzhou,China                                                                                                                                                                                                                                                                                                                                    |

## Session D4 Photoelectron and TFT 1(ROOM D)

**Session Chair:** Prof. Xiaona Zhu (Fudan University, China)

- |              |             |                                                                                                                                                                                                             |
|--------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>13:30</b> | <b>D4-1</b> | <b>Progress of Lead-Free Halide Perovskite X-ray Detectors</b>                                                                                                                                              |
| Nov.5        | (Invited)   | Hainan Zhang <sup>1</sup> , Guanhua Dun <sup>2</sup> , Yancong Qiao <sup>3</sup> , Dan Xie <sup>4</sup> , Tian-Ling Ren <sup>5*</sup><br>Institute of Microelectronics, Tsinghua University, Beijing, China |
| <b>14:00</b> | <b>D4-2</b> | <b>Silicon nitride-stressor and quantum size engineering in Ge quantum-dot light</b>                                                                                                                        |

### **emission and photoresponsivity**

Nov.5 (Invited) Po-Yu Hong, Yu-Hong Kuo, Jung-Tsung Yang, Horng-Chih Lin, and Pei-Wen Li\*  
Institute of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan, 300

### **14:30 D4-3 Fabrication and Characterization of T-gate Poly-Si Thin-Film Transistors**

Nov.5 (Invited) Yu-An Huang and Horng-Chih Lin\*  
Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan

### **15:00 D4-4 Two-bit Storage Recording Head Based on the Magnetic Thin Film Device**

Nov.5 Muchan Li, Zhongzheng Tian, Xuemin Yu, Dacheng Yu, Liming Ren, and Yunyi Fu\*  
Institute of Micro-/Nanoelectronics, Peking University, Beijing, China

### **15:15 D4-5 A novel SOI-based ridge waveguide SiGe Heterojunction Phototransistor**

Nov.5 Ce Bian<sup>1</sup>, Hong-Yun Xie<sup>1\*</sup>, Min Guo<sup>1</sup>, Yin Sha<sup>1</sup>, Yang Xiang<sup>1</sup>, Xian-Cheng Liu<sup>1</sup>, Wan-Rong Zhang<sup>1</sup>  
<sup>1</sup>Faculty of Information Technology, Beijing University of Technology, Beijing, China

## **Session E4 Special session 2(ROOM E)**

**Session Chair:** Prof. Xiaole Cui (Peking University, China)

### **13:30 E4-1 An Ultra-low-power High-precision Dynamic Gesture Recognition Coprocessor Based On RISC-V Architecture**

Nov.5 (Invited) Yong-Liang Zhang, Wei-Zhen Wang, Qiang Li, Zhi-Yan Jia, Jun Han, Xiao-Yang Zeng, Xu Cheng  
State Key Laboratory of ASIC and System, Fudan University, Shanghai, China

### **14:00 E4-2 Robust Clock Tree Synthesis for Near-threshold-voltage Circuits Design**

Nov.5 (Invited) Zhenyu Xu<sup>1</sup>, Xiangnan Song<sup>1</sup>, Zexin Qin<sup>1</sup>, Xuexiang Wang<sup>2\*</sup>  
<sup>1</sup>School of Microelectronics, Southeast University, Wuxi, Jiangsu; <sup>2</sup>National ASIC System Engineering Research Center, School of Electronic Science & Engineering, Southeast University, Nanjing, China

### **14:30 E4-3 A Low-Complexity Timing Mismatch Calibration Method for Four-Channel Time-Interleaved ADCs Based on Cross Correlation**

Nov.5 (Invited) Sujuan Liu\*, Lin Zhao, Zhiyue Deng, Zhonghou Zhang  
College of Microelectronics, Beijing University of Technology, Beijing, China

### **15:00 E4-4 A Temperature-Compensated Voltage Reference with High PSRR**

Nov.5 (Invited) Zekun Zhou<sup>1</sup>, Shilei Li<sup>1</sup>, Jianwen Cao<sup>1</sup>, Yue Shi<sup>2\*</sup>, Bo Zhang<sup>1</sup>  
<sup>1</sup>State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, Sichuan, China; <sup>2</sup>College of Communication Engineering, Chengdu University of Information Technology, Chengdu, China

## **Special Session A5 Digital Circuit(ROOM A)**

**Session Chair:** Prof. Bei Yu (The Chinese University of Hong Kong, Hong Kong SAR, China)

15:45	A5-1	<b>A Design of Four Dies Parallel NAND Flash Memory Controller Supporting Toggle and ONFI mode</b> Qin Huang <sup>1</sup> , Zilin Wang <sup>1</sup> , Wengao Lu <sup>2*</sup> <sup>1</sup> School of Software and Microelectronics, Peking University, Beijing, P.R. China; <sup>2</sup> Key Laboratory of Microelectronic Devices and Circuits, Department of Microelectronics, Peking University, Beijing, P.R. China
Nov.5		
16:00	A5-2	<b>Implementation of Convolutional Neural Network with Co-design of High-Level Synthesis and Verilog HDL</b> Hejie Yu, Jun Cheng, Xiangnan Zhang, Yuzhe Gao, Kuizhi Mei* School of Microelectronics, Xi'an Jiaotong University, Xi'an, China
Nov.5		
16:15	A5-3	<b>Power-Aware Timing Analysis for High-Speed Memory Interface</b> Feng (Dan) Lin*, Zengquan Wu, Kang Zhao Shanghai Design Center, Changxin Memory Technologies, Inc., Shanghai, China
Nov.5		
16:30	A5-4	<b>A low-Power SRAM with charge cycling based read and write assist scheme</b> Hanzun Zhang <sup>1</sup> , Song Jia <sup>2*</sup> , Jiancheng Yang <sup>1</sup> , Yuan Wang <sup>2</sup> <sup>1</sup> Institute of Microelectronics, Peking University, Beijing, China; <sup>2</sup> Key Laboratory of Microelectronic Devices and Circuits, Peking University, Beijing, China
Nov.5		
16:45	A5-5	<b>An SEU (Single-event Upset) Mitigation Strategy on Read-Write Separation SRAM Cell for Low Power Consumption</b> Ze-Xin Su <sup>12</sup> , Bo Li <sup>1*</sup> , Xiao-Hui Su <sup>1</sup> , Fan-Yu Liu <sup>1</sup> , Zheng-Sheng Han <sup>12</sup> , Xin-Yu Liu <sup>12</sup> , Konstantin O. Petrosyants <sup>3</sup> , Igor A. Kharitonov <sup>4</sup> <sup>1</sup> Key Laboratory of Silicon Device and Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China; <sup>2</sup> University of Chinese Academy of Sciences, Beijing, China; <sup>3</sup> Institute for Design Problems in Microelectronics of Russian Academy of Sciences (IPPM RAS); <sup>4</sup> National Research University Higher School of Economics
Nov.5		
17:00	A5-6	<b>A 7T1C Nonvolatile SRAM Based on Ferroelectric H<sub>2</sub>O<sub>2</sub> Capacitor for Ultralow Power Applications</b> Chao Liu <sup>1,2</sup> , Qiao Wang <sup>1</sup> , Jianguo Yang <sup>*1,3</sup> , Pengfei Jiang <sup>1</sup> , Qingting Ding <sup>1</sup> , Yuling Zhao <sup>1</sup> , Qing Luo <sup>1</sup> , Hangbing Lv <sup>1</sup> , Ming Liu <sup>1</sup> <sup>1</sup> Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China; <sup>2</sup> School of Microelectronics, University of Science and Technology of China, Hefei, China; <sup>3</sup> Zhejiang Lab, Hangzhou, China
Nov.5		
17:15	A5-7	<b>Non-volatile In Memory Dual-Row X(N)OR Operation with Write Back Circuit Based on 1T1C FeRAM</b> Wang Qiao <sup>1</sup> , Yuling Zhao <sup>1</sup> , Jianguo Yang <sup>*1,3</sup> , Chao Liu <sup>1,2</sup> , Pengfei Jiang <sup>1</sup> , Qingting Ding <sup>1</sup> , Tiancheng Gong <sup>1</sup> , Qing Luo <sup>1</sup> , Hangbing Lv <sup>1</sup> , Ming Liu <sup>1</sup> <sup>1</sup> Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China; <sup>2</sup> School of Microelectronics, University of Science and Technology of China, Hefei, China; <sup>3</sup> Zhejiang Lab, Hangzhou, China
Nov.5		
17:30	A5-8	<b>Novel Self-timing Speculative Writing for Unreliable STT-MRAM</b> Meng-Di Zhang <sup>1</sup> , Hao Cai <sup>*1,2</sup> , Lirida Naviner <sup>2</sup> <sup>1</sup> National ASIC System Engineering Center, Southeast University, Nanjing, China; <sup>2</sup> Télécom Paris, 19 place Marguerite Perey, Palaiseau, France
Nov.5		

## Session B5 RF Circuit 1(ROOM B)

**Session Chair:** Prof. Yun Chen (Fudan University, China)

- |       |           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:45 | B5-1      | <b>A CMOS Ka-Band Wireless Transceiver for Future Non-Terrestrial 6G Networks</b>                                                                                                                                                                                                                                                                                                                                                                                             |
| Nov.5 | (Invited) | Atsushi Shirane*, Yun Wang, Kenichi Okada<br>Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan                                                                                                                                                                                                                                                                                                                                 |
| 16:15 | B5-2      | <b>Analysis and Design of Broadband, Transformer Based Matching Network</b>                                                                                                                                                                                                                                                                                                                                                                                                   |
| Nov.5 |           | Chen Xing <sup>1</sup> , Guixiang Jin <sup>1</sup> , Tong Li <sup>1</sup> , Na Yan <sup>1*</sup> , Yong Chen <sup>2</sup> , Yue Lin <sup>2</sup> , Hongtao Xu <sup>1,2</sup><br><sup>1</sup> State Key Laboratory of ASIC & System, Fudan University, Shanghai, China; <sup>2</sup> ICLegend Micro Co., Ltd., Shanghai, China                                                                                                                                                 |
| 16:30 | B5-3      | <b>The Ultra-Wideband 0.5-15GHz LNA for Reconfigurable Receiver System in 28 nm CMOS</b>                                                                                                                                                                                                                                                                                                                                                                                      |
| Nov.5 |           | Zhen-Feng Hu, Ma-Liang Liu*, Rui-Xue Ding, Zhang-Ming Zhu, Yin-Tang Yang<br>School of Microelectronics, Xidian University, Xi'an, China; 2 Taibai Road, Xi'an, Shanxi Province, China                                                                                                                                                                                                                                                                                         |
| 16:45 | B5-4      | <b>A Ka-Band High-Gain and Wideband mmW Down-Conversion Mixer for 5G Communication Applications</b>                                                                                                                                                                                                                                                                                                                                                                           |
| Nov.5 |           | Rongsheng Bao <sup>1</sup> , Shengyu Rao <sup>1</sup> , Chunqi Shi <sup>1</sup> , Jinghong Chen <sup>2*</sup> , Guangsheng Chen <sup>3</sup> , and Runxi Zhang <sup>1*</sup><br><sup>1</sup> Institute of Microelectronic Circuits and Systems, East China Normal University, Shanghai, China; <sup>2</sup> Department of Electrical and Computer Engineering, University of Houston, Houston, USA; <sup>3</sup> Shanghai Eastsoft Microelectronics Co. Ltd., Shanghai, China |

## Session C5 Photoelectron and TFT 2(ROOM C)

**Session Chair:** Dr. Nadine Collaert (imec, Belgium)

- |       |           |                                                                                                                                                                                  |
|-------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:45 | C5-1      | <b>Monolithic Integration of Fluorinated Metal-Oxide Thin-Film Transistor and Hydrogenated Amorphous Silicon Photo-Diode</b>                                                     |
| Nov.5 | (Invited) | Man Wong*, Sisi Wang, Zhichao Zhou<br>Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong |
| 16:15 | C5-2      | <b>Reliability of Flexible LTPS TFTs under Dynamic Mechanical Stress</b>                                                                                                         |
| Nov.5 | (Invited) | Bin Li, Xiangyuan Yin, Wei Jiang, Mingxiang Wang*, Dongli Zhang, Huaisheng Wang<br>School of Electronic and Information Engineering, Soochow University, Suzhou, China           |
| 16:45 | C5-3      | <b>A dual-gate IGZO Source-Gated transistor based on field modulation by TCAD simulation</b>                                                                                     |
| Nov.5 |           | Ni Li, Zhao Rong, Lining Zhang*, Min Zhang*<br>School of Electronic and Computer Engineering, Peking University, Shenzhen, China                                                 |

## Session D5 Power Device and Reliability 1(ROOM D)

**Session Chair:** Prof. Mario Lanza (Soochow University, China)

15:45	D5-1	<b>Defect loss and its physical processes</b>
Nov.5	(Invited)	Jian Fu Zhang*, Meng Duan, Mehzabeen Mehedi, Kean Hong Tok, Zeliang Ye, Zhigang Ji, and Weidong Zhang School of Engineering, Liverpool John Moores University, Liverpool L3 3AF, UK
16:15	D5-2	<b>Research on Low Frequency Power Loss of IGBT</b>
Nov.5		Xiao-Liang Chen <sup>1,2*</sup> , Tian Chen <sup>2</sup> , Zhong-Jian Qian <sup>2</sup> , Feng Xu <sup>2</sup> , Wei-Feng Sun <sup>1</sup> <sup>1</sup> National ASIC System Engineering Research Center, School of Electronic Science & Engineering, Southeast University, Nanjing, P. R. China; <sup>2</sup> China Resources Microelectronics Co., Ltd, Wuxi, P. R. China
16:30	D5-3	<b>A Novel SOI-LIGBT With Short-Circuit and Over-Current Self-Protection</b>
Nov.5		Moufu Kong*, Jiaxin Guo, Bingke Zhang, Jiawei Xu, Ke Huang, Bin Wang State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China
16:45	D5-4	<b>An Improved SPICE Based Behavior Model for Non-Snapback TVS Devices with Ultra-low Turn-on Resistance</b>
Nov.5		Yanlin Nie <sup>1*</sup> , Qiupei Huang <sup>1</sup> , Jizhi Liu <sup>1</sup> , Zhiwei Liu <sup>1</sup> <sup>1</sup> University of Electronic Science and Technology of China, Chengdu, Sichuan Province, P.R. China
17:00	D5-5	<b>Experimental and Theoretical Study on EMI Noise of Superjunction MOSFET with Different Pillar Doping</b>
Nov.5		Min Ren <sup>1*</sup> , Qiao Guo <sup>1</sup> , Xuefan Zhang <sup>1</sup> , Qingying Lei <sup>1</sup> , Xin Zhang <sup>2</sup> , Songrong Wu <sup>3</sup> , Wei Gao <sup>1</sup> , Zehong Li <sup>1</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> State key Laboratory of Electronic Thin Films and Integrated device, University of Electronic Science and Technology of China, Chengdu, Sichuan, P. R. China; <sup>2</sup> Wuxi China Resources Huajing Microelectronics Co. LTD, Wuxi, Jiangsu, P. R. China; <sup>3</sup> Key Laboratory of Magnetic Suspension Technology and Maglev Vehicle, Ministry of Education, Chengdu, Sichuan, China
17:15	D5-6	<b>The Superjunction Device with Optimized Process Window of Breakdown Voltage</b>
Nov.5		Min Ren <sup>1*</sup> , Lv-Qiang Li <sup>1</sup> , Yaoyao Lan <sup>1</sup> , Rong-yao Ma <sup>2</sup> , Xin Zhang <sup>2</sup> , Fang Zheng <sup>2</sup> , Wei Gao <sup>1</sup> , Ze-Hong Li <sup>1</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> State key Laboratory of Electronic Thin Films and Integrated devices, University of Electronic Science and Technology of China, Chengdu, P. R. China; <sup>2</sup> China Resources Microelectronics Co. LTD, Wuxi, Jiangsu, P. R. China
17:30	D5-7	<b>High Performance Termination of Power Devices with Multi-epi Method</b>
Nov.5		Yu-Zhen Liu <sup>1</sup> , Ze-Hong Li <sup>1*</sup> , Tao Yu <sup>2</sup> , Lu-ping Li <sup>1</sup> , Hong Li <sup>2</sup> , Min Ren <sup>1</sup> , Jin-ping Zhang <sup>1</sup> , Wei Gao <sup>1</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> State Key Laboratory of Electronic Thin Films and Integrated Devices, Chengdu, China; <sup>2</sup> Wuxi China Resources Huajing Microelectronics Co., Ltd, Wuxi, China
17:45	D5-8	<b>High Performance Carrier Stored Trench Bipolar Transistor with Shield Emitter Trench</b>
Nov.5		Jinping Zhang <sup>1,2*</sup> , Pengjiao Wang <sup>1</sup> , Rongrong Zhu <sup>1</sup> , Xiang Xiao <sup>1</sup> , Zehong Li <sup>1</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China; <sup>2</sup> Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China



## Session E5 AI and IoT (Process & Device)(ROOM E)

Session Chair: Ming Li (Peking University)

- |       |           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15:45 | E5-1      | <b>Memristive devices and arrays for neuromorphic computing</b>                                                                                                                                                                                                                                                                                                                                                                                                                             |
| Nov.5 | (Invited) | J. Joshua Yang<br>Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA                                                                                                                                                                                                                                                                                                                                                                |
| 16:15 | E5-2      | <b>Low dimensional materials and devices for neuromorphic computing</b>                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Nov.5 | (Invited) | Qi Chen <sup>1</sup> , Yue Zhou <sup>1</sup> , Yangyang Chen <sup>1</sup> , Boyi Dong <sup>1</sup> , Hui Yang <sup>1</sup> , Zijian Tang <sup>1</sup> , Xincheng Deng <sup>1</sup> , Kexin Chen <sup>1</sup> , Fuwei Zhuge <sup>2</sup> , Yuhui He <sup>1*</sup><br><sup>1</sup> School of Optical & Electronic Information, Huazhong University of Science & Technology, China; <sup>2</sup> School of Materials Science & Engineering, Huazhong University of Science & Technology, China |
| 16:45 | E5-3      | <b>Impact of RTN and Variability on RRAM-Based Neural Network</b>                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Nov.5 | (Invited) | P. Freitas, Z. Chai, *W. Zhang, J. F. Zhang, J. Marsland<br>Department of Electronics and Electrical Engineering, Liverpool John Moores University, Liverpool L3 3AF, UK                                                                                                                                                                                                                                                                                                                    |
| 17:15 | E5-4      | <b>Ferroelectric Transistors for Synaptic Devices: Challenges and Prospects</b>                                                                                                                                                                                                                                                                                                                                                                                                             |
| Nov.5 | (Invited) | Shimeng Yu*, Panni Wang, Xiaochen Peng, and Yandong Luo<br>Georgia Institute of Technology                                                                                                                                                                                                                                                                                                                                                                                                  |

## Session Poster Session II circuit design

Session Chair: Prof. Huihua Yu (Fudan University, China)

- |       |      |                                                                                                                                                                                                            |
|-------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 18:00 | P2-1 | <b>An IOSGO-CFAR Algorithm based on Clutter Classification and Recognition</b>                                                                                                                             |
| Nov.5 |      | Lintao Li <sup>1</sup> , Jiangyi Shi <sup>1*</sup> , Yuanyuan Li <sup>1</sup> , Zhaowei Su <sup>1</sup> , Xuan Liu <sup>1</sup><br><sup>1</sup> School of Microelectronics, XiDian University, Xian, China |
| 18:05 | P2-2 | <b>An Integrated SoC for Image Processing in Space Flight Instruments</b>                                                                                                                                  |
| Nov.5 |      | Xuan Liu <sup>1</sup> , Jiangyi Shi <sup>1*</sup> , Zhaowei Su <sup>1</sup> , Lintao Li <sup>1</sup><br><sup>1</sup> School of Microelectronics, XiDian University, Xian, China                            |
| 18:10 | P2-3 | <b>Self-optimizing Two-layer Network-on-Chip Based on Dominant Network-Flow Adaption</b>                                                                                                                   |
| Nov.5 |      | Yue Duan*, Jianwei Yang*, Jun Han*, Xiaoyang Zeng*<br>*State Key Laboratory of ASIC and System, Fudan University, Shanghai, China                                                                          |
| 18:15 | P2-4 | <b>Single Image Super-Resolution Neural Network Using FrequencyDomain Information</b>                                                                                                                      |
| Nov.5 |      | Yi Zhang, Minge Jing*, Yibo Fan, Xiaoyang Zeng<br>State Key Laboratory of ASIC and System, Fudan University, Shanghai, China                                                                               |
| 18:20 | P2-5 | <b>A CRCLA Task Partition Algorithm Combining Genetic Algorithm and Clustering Based Partitioning Algorithm</b>                                                                                            |



Nov.5		Yulei Zhang <sup>1*</sup> , Jinfu Xu <sup>1</sup> , Wei Li <sup>1</sup> , Longmei Nan <sup>2</sup> , Tao Chen <sup>1</sup> <sup>1</sup> Institution of Information Science and Technology, Zhengzhou 450001, China; <sup>2</sup> Fudan University, Shanghai, China
18:25	P2-6	<b>Research on Secure JTAG Debugging Model Based on Schnorr Identity Authentication Protocol</b> Wang Kai <sup>1*</sup> , Li Wei <sup>1</sup> , Chen Tao <sup>1</sup> , Nan Longmei <sup>2</sup> <sup>1</sup> Key Laboratory of Information Security, Information Engineering University, Zhengzhou 450001, China; <sup>2</sup> Department of Microelectronics, Fudan University, Shanghai, China
18:30	P2-7	<b>Design and Implementation of Cryptographic Instruction Set</b> Mengni Bie <sup>1*</sup> , Wei Li <sup>1</sup> , Tao Chen <sup>1</sup> , Longmei Nan <sup>2</sup> <sup>1</sup> Information Engineering University, Zhengzhou, China; <sup>2</sup> Department of Microelectronics, Fudan University, Shanghai, China
18:35	P2-8	<b>An Enhanced Data Cache with In-Cache Processing Units for Convolutional Neural Network Accelerators</b> Yu-Chao Zhou, Mai Lei, Yong-Liang Zhang, Quan Zhang, Jun Han State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
18:40	P2-9	<b>IDLA: An Instruction-based Adaptive CNN Accelerator</b> Peng Gao <sup>1</sup> , Zhize Huang <sup>1</sup> , Hanchen Ye <sup>2</sup> , Gengsheng Chen <sup>1*</sup> <sup>1</sup> State Key Laboratory of ASIC and System, Fudan University, No.825 Zhangheng Road, Shanghai, China; <sup>2</sup> University of Illinois at Urbana-Champaign, 1308 W Main St, Urbana, Illinois 61801, US
18:45	P2-10	<b>An FPGA Based Heterogeneous Accelerator for Single Shot MultiBox Detector (SSD)</b> Liang Cai <sup>1</sup> , Feng Dong <sup>2</sup> , Ke Chen <sup>2</sup> , Kehua Yu <sup>2</sup> , Wei Qu <sup>2</sup> , Jianfei Jiang <sup>1*</sup> <sup>1</sup> Department of Microelectronics and Nanoscience, Shanghai Jiao Tong University, Shanghai, China; <sup>2</sup> Beijing iQIYI Science & Technology Co., Ltd., Shanghai, China
18:50	P2-11	<b>28nm 4Mb 1T-1MTJ STT-MRAM Circuits with Ultra-low Power Read Scheme</b> Si Wen Zheng <sup>1</sup> , Jin Shun Bi <sup>1,2*</sup> , Kai Xi <sup>1,2*</sup> , Bo Li <sup>1,2*</sup> <sup>1</sup> University of Chinese Academy of Sciences, Beijing, China <sup>2</sup> Institute of Microelectronics, Chinese Academy of Sciences, Beijing, China
18:55	P2-12	<b>Novel Radiation Hardened Memory Cell Design for Nanometer Technology</b> Li-Yi Xiao <sup>1*</sup> , Hong-Chen Li <sup>1</sup> , Jie Li <sup>1</sup> , He Liu <sup>1</sup> <sup>1</sup> Microelectronic center, Harbin Institute of Technology, Harbin, China
19:00	P2-13	<b>Scheme of Hardware Trojans Isolation for Switch Chip Buffer</b> Xiang-yu Li, Li-ji Wu*, Xiang-min Zhang <sup>1</sup> Institute of Microelectronics, Tsinghua University, Beijing, China
19:05	P2-14	<b>A 16-bit Arithmetic Logic Unit Design by Using Gate Diffusion Input</b> Yihang Duanmu <sup>1</sup> , Jianguo Yang <sup>2</sup> , Jinbao Li <sup>1</sup> , Xiaoyong Xue <sup>1*</sup> , Minge Jing <sup>1</sup> , Xiaoyang Zeng <sup>1</sup> <sup>1</sup> State Key Lab of ASIC and System, School of Microelectronics, Fudan University, 825 Zhangheng Rd, Shanghai, China; <sup>2</sup> Zhejiang Lab, Hangzhou, China
19:10	P2-15	<b>A Pico-second Resolution Sensor of NTV DFF Timing Variation with Cancelling Errors</b>

		<b>from PVT and RC Delay along Testing Path</b>
Nov.5		Wang Wang, Shuming Cui, Yinyin Lin* <sup>1</sup> ASIC and System State Key Laboratory, Fudan University, Shanghai
<b>19:15</b>	<b>P2-16</b>	<b>A Novel In-MRAM Multiplier Using Toggle Spin Torques Switching</b>
Nov.5		Kang-Xiang Xiong, Hao Cai National ASIC System Engineering Center, Southeast University, Nanjing, China
<b>19:20</b>	<b>P2-17</b>	<b>A LPDDR4X Low Jitter Driver Scheme with High Speed</b>
Nov.5		Yinchuan Gu <sup>1*</sup> , Jake Jung <sup>1</sup> , Chris Eom <sup>1</sup> , Brian Lee <sup>1</sup> , Edwin Kim <sup>1</sup> , Kanyu Cao <sup>1</sup> , Yiming Zhu <sup>1</sup> <sup>1</sup> Design Department CXMT, Hefei, China
<b>19:25</b>	<b>P2-18</b>	<b>A 2-stage with 3-stack Comparator with Common Mode Range Extension Technique for Mobile DRAM Interface</b>
Nov.5		Tao Zhang <sup>1*</sup> , Jake Jung <sup>1</sup> , Chris Eom <sup>1</sup> , Brian Lee <sup>1</sup> , Edwin Kim <sup>1</sup> , Kanyu Cao <sup>1</sup> , Yiming Zhu <sup>1</sup> <sup>1</sup> Design Department CXMT, Hefei, China
<b>19:30</b>	<b>P2-19</b>	<b>OTA-C Filter Based on the Low Noise and HD3 Transconductance for ECG Detection</b>
Nov.5		Bo Lin <sup>1</sup> , Zhiqiang Gao <sup>*1</sup> , Hongjun Li <sup>2</sup> , Jing Xu <sup>2</sup> <sup>1</sup> Microelectronics Center, Harbin Institute of Technology, Harbin, China; <sup>2</sup> The 13th research institute of China electronics technology corporation
<b>19:35</b>	<b>P2-20</b>	<b>A Feedback Loop-based Timing Adaptive Corrected Circuit</b>
Nov.5		Jun Liu <sup>1*</sup> , Lin Zhang <sup>2</sup> , Yabo Ni <sup>1</sup> , Jia Liu <sup>1</sup> , Xianjie Wan <sup>1</sup> , Yi Ding <sup>1</sup> , Dongbing Fu <sup>2</sup> <sup>1</sup> National Key Laboratory of Analog Integrated Circuits Chongqing, CHINA; <sup>2</sup> Sichuan Institute of Solid-State Circuits Chongqing, CHINA
<b>19:40</b>	<b>P2-21</b>	<b>A low power readout circuit for CMOS image sensor</b>
Nov.5		Ming Chen <sup>1</sup> , Li Zhou <sup>1</sup> , Yang-Jun Yang <sup>2</sup> , Cheng-Bin Zhang <sup>1</sup> , Kun-Yu Wang <sup>1</sup> , Cen Gao <sup>1</sup> , Wen-Jing Xu <sup>1</sup> , Jie Chen <sup>1*</sup> <sup>1</sup> Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China; <sup>2</sup> ZunYi Normal University, Zunyi, China
<b>19:45</b>	<b>P2-22</b>	<b>A Design of 16-bit High Speed DAC with Segmented R2R Load</b>
Nov.5		Jun Liu <sup>1*</sup> , Dan Ma <sup>2</sup> , Xianjie Wan <sup>1</sup> , Weidong Yang <sup>1</sup> , Dongbing Fu <sup>2</sup> <sup>1</sup> National Key Laboratory of Analog Integrated Circuits Chongqing, CHINA; <sup>2</sup> Sichuan Institute of Solid-State Circuits Chongqing, CHINA
<b>19:50</b>	<b>P2-23</b>	<b>A Low Noise Precision Operational Amplifier</b>
Nov.5		Cheng-He Wang <sup>1</sup> , Liang Guo <sup>1*</sup> , Yuan-Jie Zhou <sup>1</sup> <sup>1</sup> Sichuan Institute of Solid-State Circuits, Chongqing, China
<b>19:55</b>	<b>P2-24</b>	<b>An Impedance Calibration Method Based on Temperature and Process Monitor for LPDDR5 Interface</b>
Nov.5		Miao Bai, Xiaofei Wang, Jing Jin, Tingting Mo Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China.
<b>20:00</b>	<b>P2-25</b>	<b>Highly Reconfigurable Performance Monitoring Unit on RISC-V</b>

Nov.5

Mai Lei, Tian-Yu Yin, Yu-Chao Zhou, Jun Han

State Key Laboratory of ASIC and System, Fudan University, Shanghai, China

## Panel Session

**08:30**      **Topics: We are entering the Artificial Intelligence Era. Besides the applications and mathematical algorithms which most of us have been hearing about, what major changes do you expect that the AI would bring to the device and design technology world?**

Nov.6      Mediator: Shaofeng Yu, Fudan University

Panelists: Yuchao Yang, Peking University

Shimeng Yu, Georgia Tech

Eddy Simoen, IMEC

Haruo Kobayashi, Gunma University

Meikei leong, HK-UMC

Antony Fan, Synopsys

## Session A6 Clock Circuit (ROOM A)

**Session Chair:** Prof. Yue Shi (University of Electronic Science and Technology of China, China)

**10:00**      **A6-1**      **Design of High-Performance Phase-Locked Loop Using Hybrid Dual-Path Loop Architecture: an Overview (Invited Paper)**

Nov.6      (Invited)      Zhao Zhang<sup>1</sup> and Nanjian Wu<sup>2, 3\*</sup>

<sup>1</sup>Graduate School of Advanced Science and Technology, Hiroshima University; <sup>2</sup>State Key Laboratory of Superlattice and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences; <sup>3</sup>Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences.

**10:30**      **A6-2**      **A Multi-band CMOS VCO Based on Triple-coil Inductors**

Nov.6      Peng-Fei Yu<sup>1</sup>, Zhi-Jian Chen<sup>1\*</sup>, Bin Li<sup>1</sup>, Xiao-Ling Lin<sup>2</sup>, Chang-Jian Zhou<sup>1\*</sup>

<sup>1</sup>School of Microelectronics, South China University of Technology Guangzhou;

<sup>2</sup>Electronic Product Reliability and Environmental Testing Research Institute.

**10:45**      **A6-3**      **A Bandwidth Adjusted PLL for Fast Chirp FMCW Radar Application**

Nov.6      Yu Xue, Chao Yang, Xiaoming Liu, Jing Jin\*

Center for Analog/RF Integrated Circuits (CARFIC), Department of Micro/Nano Electronics, Shanghai Jiao Tong University.

**11:00**      **A6-4**      **An Extended Range Multi-Modulus Divider with Seamless Switching at Extended Division Boundary**

Nov.6      Wenzheng Wang, Chao Yang, Yuan Liu, Jing Jin\*

Center for Analog/RF Integrated Circuits (CARFIC), Department of Micro/Nano Electronics, Shanghai Jiao Tong University.

**11:15**      **A6-5**      **Design of a Dual-Band Injection Locked Frequency Tripler with Sixth-Order Transformer-Based LC Tank**

Nov.6      Xiaoyan Wan<sup>1</sup>, Wei Luo<sup>1</sup>, Na Yan<sup>1,2\*</sup>, Yong Chen<sup>2</sup>, Yue Lin<sup>2</sup>, Hongtao Xu<sup>1,2</sup>

<sup>1</sup>State Key Laboratory of ASIC and System, Fudan University; <sup>2</sup>ICLegend Micro Co., Ltd;

<sup>3</sup>ICLegend Micro Intelligent (Suzhou) Co., Ltd

**11:30**      **A6-6**      **Timing-based and Balanced Register Clustering in Near-threshold Voltage Clock Tree Design**

Nov.6

Xuexiang Wang<sup>1\*</sup>, Yongkang Dong<sup>2</sup>, Jiangwei Liang<sup>1</sup>, Hao Zhang<sup>1</sup>

<sup>1</sup>National ASIC System Engineering Research Center, School of Electronic Science & Engineering, Southeast University; <sup>2</sup>School of Software, Southeast University.

## Session B6 RF Circuit 2 (ROOM B)

**Session Chair:** Prof. Atsushi Shirane (Tokyo Inst of Technology, Japan)

- |       |           |                                                                                                                                                                                |
|-------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 10:00 | B6-1      | <b>CMOS Transformer Design for X-band Power Amplifier Applications</b>                                                                                                         |
| Nov.6 | (Invited) | Zhichao Li*, Shiheng Yang†, Hang Liu* and Kiat Seng Yeo*                                                                                                                       |
|       |           | *Singapore University of Technology and Design; †University of Electronic Science and Technology of China.                                                                     |
| 10:30 | B6-2      | <b>A Real-Time 2.4-GHz Doppler Radar System with All Functionalities on Board for Vital Signal Detection</b>                                                                   |
| Nov.6 |           | Wei Ma <sup>1</sup> , Zhiming Xiao <sup>1</sup> , Dongyang Tang <sup>2</sup> , Fei Liu <sup>1</sup> , Weibo Hu <sup>1*</sup>                                                   |
|       |           | <sup>1</sup> ICSS-LAB (SZ), College of Electronic Information and Optical Engineering, Nankai University, TJ, <sup>2</sup> College of Engineering, Texas Tech University       |
| 10:45 | B6-3      | <b>Design of An Efficient Wideband Quadrature Generator for Multiple Receivers Based on Poly-Phase Filter</b>                                                                  |
| Nov.6 |           | Wei Luo <sup>1</sup> , Na Yan <sup>1,*</sup> , Yong Chen <sup>2</sup> , Yue Lin <sup>2</sup> , Hongtao Xu <sup>1</sup>                                                         |
|       |           | <sup>1</sup> State Key Laboratory of ASIC and System, Fudan University; <sup>2</sup> ICLegend Corporation, Shanghai.                                                           |
| 11:00 | B6-4      | <b>Design of a Wideband CMOS Digital Step Attenuator with High Accuracy and Low Phase Error</b>                                                                                |
| Nov.6 |           | Chen-Chen Yang <sup>1</sup> , Na Yan <sup>1,*</sup> , Tong Li <sup>1</sup> , Yong Chen <sup>2,3</sup> , Yue Lin <sup>2,3</sup> , Hongtao Xu                                    |
|       |           | <sup>1</sup> State Key Laboratory of ASIC and System, Fudan University; <sup>2</sup> ICLegend Corporation, Shanghai; <sup>3</sup> ICLegend Micro Intelligent (Suzhou) Co., Ltd |

## Session C6 Power Device and Reliability (ROOM C)

**Session Chair:** Prof. Jian Fu Zhang (Liverpool John Moores University, UK)

- |       |           |                                                                                                                                                                                                                                                                                                                                                           |
|-------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 10:00 | C6-1      | <b>Technological Development in Pursuit of High-Performance Normally-off GaN-based HEMTs</b>                                                                                                                                                                                                                                                              |
| Nov.6 | (Invited) | Wei-Chih Cheng <sup>1</sup> , Guangnan Zhou <sup>1</sup> , Fanming Zeng <sup>1</sup> , Yang Jiang <sup>1</sup> , Lingli Jiang <sup>1</sup> , Qing Wang <sup>1,2*</sup> , and Hongyu Yu <sup>1,3,4*</sup>                                                                                                                                                  |
|       |           | <sup>1</sup> School of Microelectronics, Southern University of Science and Technology; <sup>2</sup> Dongguan Institute of Opto-Electronics Peking University; <sup>3</sup> Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education; <sup>4</sup> Shenzhen Institute of Wide-bandgap Semiconductors. |
| 10:30 | C6-2      | <b>Dynamic V<sub>th</sub> in p-GaN Gate Power HEMTs and Its Impacts upon Power Switching Circuits</b>                                                                                                                                                                                                                                                     |
| Nov.6 | (Invited) | Jin Wei <sup>1,2*</sup> , Han Xu <sup>2</sup> , Ruiliang Xie <sup>2</sup> , and Kevin J. Chen <sup>2*</sup>                                                                                                                                                                                                                                               |
|       |           | <sup>1</sup> Institute of Microelectronics, Peking University; <sup>2</sup> Dept. of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong                                                                                                                                                                   |
| 11:00 | C6-3      | <b>Narrow Gate Trench Power MOSFETs with Stepped Field Plate and Polysilicon Bridge</b>                                                                                                                                                                                                                                                                   |
| Nov.6 |           | Zhengkang Wang, Ming Qiao*, Ruidi Wang, Zhaoji Li, Bo Zhang                                                                                                                                                                                                                                                                                               |

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China.

11:15	C6-4	<b>Improvement of Failure Current in Modified Later Silicon-Controlled Rectifier Device with N-type Floating Region</b>
Nov.6		Junmin He <sup>1</sup> , Yize Wang <sup>1</sup> , Yi Hu <sup>2</sup> , Dunshan Yu <sup>1</sup> , Yuan Wang <sup>1*</sup> <sup>1</sup> Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University, Beijing Smart-Chip Microelectronics Technology Co., Ltd.
11:30	C6-5	<b>A Novel SiC MOSFET with Embedded Unipolar Diode</b>
Nov.6		Xiaojie Xu <sup>1</sup> , Xiaochuan Deng <sup>1*</sup> , Yunpeng Xing <sup>1</sup> , Yi Wen <sup>1</sup> , Zhiqiang Li <sup>2</sup> , Xu Li <sup>1</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> School of Electronic Science and Engineering, University of Electronic Science and Technology of China; <sup>2</sup> Microsystem and Terahertz Research Center, China Academy of Engineering Physics.
11:45	C6-6	<b>Investigation of Surge Current Reliability of 1200V Planar and Trench SiC MOSFET</b>
Nov.6		Wei Huang <sup>1</sup> , Xiaochuan Deng <sup>1, 2*</sup> , Xu Li <sup>1,2</sup> , Yi Wen <sup>1,2</sup> , Xuan Li <sup>1</sup> , Zhiqiang Li <sup>3</sup> , Bo Zhang <sup>1</sup> <sup>1</sup> School of Electronic Science and Engineering, University of Electronic Science and Technology of China; <sup>2</sup> Institute of Electronic and Information Engineering in Guangdong, University of Electronic Science and Technology of China; <sup>3</sup> Microsystem and Terahertz Research Center, China Academy of Engineering Physics, Mianyang.
12:00	C6-7	<b>A New Semi-SJMOS for Improving the Reverse Recovery Soft and Dynamic Avalanche of the Body Diode</b>
Nov.6		Le Su <sup>1*</sup> , Cai-Lin Wang <sup>2</sup> , Wu-Hua Yang <sup>3</sup> Department of Electronic Engineering, Xi'an University of Technology, Xi'an Key Laboratory of Power Electronic Devices and High Efficiency Power Conversion.

## Session D6 Memory Technology (ROOM D)

**Session Chair:** Prof. You Yin (Gunma University, Japan)

10:00	D6-1	<b>Low-voltage operation of high-density ferroelectric domain wall memory</b>
Nov.6	(Invited)	An Quan Jiang <sup>1*</sup> , Jun Jiang <sup>1</sup> , Chao Wang <sup>1</sup> <sup>1</sup> School of Microelectronics, Fudan University.
10:30	D6-2	<b>Read Disturbs in Triple-Level-Cell (TLC) 3D Charge-trap (CT) NAND Flash Memory</b>
Nov.6	(Invited)	Jiezhi Chen School of Information Science and Engineering, Shandong University.
11:00	D6-3	<b>SCMOS: Series-Connected Memristor-only Stateful Logic</b>
Nov.6		Zhiwei Li <sup>1*</sup> , Xi Zhu <sup>1</sup> , Nan Li <sup>1</sup> and Hongchang Long <sup>1</sup> <sup>1</sup> College of Electronic Science and Technology, National University of Defense Technology.
11:15	D6-4	<b>Electrokinetic analysis of measured memristive characteristics in nanochannel-based interfacial memristor</b>
Nov.6		Ke-Xin Chen <sup>1</sup> , Yue Zhou <sup>1</sup> , Yao-Yao Fu <sup>1</sup> , Yu-Hui He <sup>1*</sup> and Xiang-Shui Miao <sup>1*</sup> <sup>1</sup> Wuhan National Laboratory for Optoelectronics, School of Optical and Electronic Information, Huazhong University of Science and Technology.

11:30	D6-5	<b>A DTCO approach on DRAM bit line capacitance and sensing margin improvement</b>
Nov.6		Qinghua Han*, Mengfeng Cai, Blacksmith Wu, Kanyu Cao PRD Division, ChangXin Memory Tech. co., Hefei
11:45	D6-6	<b>Comprehensive Investigations on Data Pattern Dependences in Charge-trap (CT) 3D NAND Flash Memory</b>
Nov.6		Yachen Kong, Xueyang Peng, Fei Wang, Menghua Jia, Xuepeng Zhan, Yuan Li, Jiezh Chen* School of Information Science and Engineering, Shandong University.
12:00	D6-7	<b>Memory Modeling with Dynamic Time Evolution Method for Neuromorphic Circuit Simulations</b>
Nov.6		Xiaoqing Huang <sup>1</sup> , Xuhui Chen <sup>1</sup> , Huifang Hu <sup>1</sup> , Haotian Zhong <sup>1</sup> , Lining Zhang <sup>1*</sup> , Mansun Chan <sup>2</sup> , Ru Huang <sup>3</sup> <sup>1</sup> School of Electronic and Computer Engineering, Peking University; <sup>2</sup> HKUST Shenzhen Research Institute, Shenzhen; <sup>3</sup> Institute of Microelectronics, Peking University.

## Session A7 EDA 1 (ROOM A)

**Session Chair:** Dr. Antony Fan (Synposys, USA)

13:30	A7-1	<b>An Input-Sensitive Dynamic Power Modeling Methodology for AI Chips in Black-Box Form</b>
Nov.6	(Invited)	Linfeng Zheng, Hui Zhao, Wei Gao and Pingqiang Zhou School of Information Science and Technology, ShanghaiTech University
14:00	A7-2	<b>Reinforcement Learning Driven Physical Synthesis</b>
Nov.6	(Invited)	Zhuolun He, Lu Zhang, Peiyu Liao, Yuzhe Ma, Bei Yu Department of Computer Science and Engineering The Chinese University of Hong Kong
14:30	A7-3	<b>Hybrid III-V/Si-CMOS PDK for Monolithic Heterogeneously-Integrated III-V/Si Technology Platforms</b>
Nov.6	(Invited)	Siau Ben Chiah <sup>1</sup> , Xing Zhou <sup>1*</sup> , Binit Syama <sup>1</sup> , Kenneth Eng Kian Lee <sup>2</sup> , Cheng Yeow Ng <sup>2</sup> , Eugene A. Fitzgerald <sup>2,3</sup> <sup>1</sup> School of Electrical and Electronic Engineering, Nanyang Technological University
15:00	A7-4	<b>Complex Placement Region Handling Based on Electrostatic System Modeling</b>
Nov.6		Yongyi Guo <sup>1</sup> , Yingjie Wu <sup>1</sup> , Zhipeng Huang <sup>2</sup> and Jianli Chen <sup>2</sup> <sup>1</sup> College of Mathematics and Computer Science, Fuzhou University; <sup>2</sup> Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University.
15:15	A7-5	<b>An Enhanced Heuristic Layer Assignment Method in Global Routing</b>
Nov.6		Jin-Wei Chen <sup>1</sup> , Zhi-Xiong Di <sup>1*</sup> , Jia-Jie Chen <sup>2</sup> , Quan-Yuan Feng <sup>1</sup> , Jiang-Yi Shi <sup>3</sup> <sup>1</sup> The School of Information Science and Technology, Southwest Jiaotong University; <sup>2</sup> Shanghai Academy of Spaceflight Technology; <sup>3</sup> School of Microelectronics, XiDian University.
15:30	A7-6	<b>Detailed Routing Short Violations Prediction Method Using Graph Convolutional Network</b>
Nov.6		Xuan Chen <sup>1</sup> , Zhi-Xiong Di <sup>1*</sup> , Wei Wu <sup>1</sup> , Quan-Yuan Feng <sup>1</sup> , Jiang-Yi Shi <sup>2</sup>

## Session B7 Data Converter 1 (ROOM B)

**Session Chair:** Prof. Sujuan Liu (Beijing University of Technology)

<b>13:30</b>	<b>B7-1</b>	<b>A 14bits 1GSPS Pipelined-SAR ADC with digital background calibration</b>
Nov.6	(Invited)	Xizhu Peng, Zhuoqun Zhong, Na Wu, Ruogu Hua, Yuefeng, Li, Haoyu Zhuang and He Tang University of electronic science and technology of China
<b>14:00</b>	<b>B7-2</b>	<b>An Input Frequency Insensitive Minimalism SAR with Semi-Synchronous Logic for Time-Interleaving Applications</b>
Nov.6		Ning Ding <sup>1</sup> , Yu-song Mu <sup>1</sup> , Jia-qi Jiang <sup>1</sup> , Hong-bo Zhang <sup>1</sup> , Yu-chun Chang <sup>1*</sup> <sup>1</sup> College of Electronic Science & Engineering, Jilin University.
<b>14:15</b>	<b>B7-3</b>	<b>A 10-bit 200MS/s SAR ADC with reference buffer in 40nm CMOS</b>
Nov.6		Jingfu Chen <sup>1</sup> , Xinpeng Xing <sup>1*</sup> , Zhanpeng Yang <sup>1</sup> , Haigang Feng <sup>1</sup> , Zhihua Wang <sup>2</sup> <sup>1</sup> Tsinghua Shenzhen International Graduate School, Tsinghua University; <sup>2</sup> Institute of Microelectronics, Tsinghua University.
<b>14:30</b>	<b>B7-4</b>	<b>A Split-Based Neural Network Calibrator for SAR-Pipelined ADC on FPGA</b>
Nov.6		Min Chen <sup>1</sup> , Chenhui Zhou <sup>1</sup> , Wenbin He <sup>1</sup> , Fan Ye <sup>1</sup> and Junyan Ren <sup>1*</sup> <sup>1</sup> State-key Laboratory of ASIC and System, Fudan University
<b>14:45</b>	<b>B7-5</b>	<b>All-Digital Background Calibration for Time-Interleaved ADC Using Differential Fir Filter</b>
Nov.6		Jiang-Bo Wei, Ma-Liang Liu*, Zhang-Ming Zhu, Yin-Tang Yang School of Microelectronics, Xidian University.
<b>15:00</b>	<b>B7-6</b>	<b>All-Digital Calibration Technology Based on Sign Judgment for TIADC Timing Mismatch</b>
Nov.6		Chen Hongmei <sup>1*</sup> , Xiao Rui <sup>2</sup> , Yin Yongsheng, Deng Honghui, Meng Xu <sup>1</sup> Department of Microelectronics, Hefei University of Technology.
<b>15:15</b>	<b>B7-7</b>	<b>Adaptive Nonlinear Mismatch Calibration Technique for TIADC Based on Memory Polynomial Model</b>
Nov.6		Sujuan Liu*, Zhonghou Zhang, Can Liang, Chunqi Qian College of Microelectronics, Beijing University of Technology

## Session C7 MEMS and Sensors (ROOM C)

**Session Chair:** Prof. Weidong Zhang (Liverpool John Moores University, UK)

<b>13:30</b>	<b>C7-1</b>	<b>Highly-Sensitive FET-based Sensor via Heterogeneous Selective-Assembling Integration of Porphyrin and Silicon Nanowires</b>
Nov.6	(Invited)	Xiaokang Li <sup>1</sup> , Bocheng Yu <sup>1</sup> , Gong Chen <sup>1</sup> and Ming Li <sup>1,2</sup> <sup>1</sup> Key Laboratory of Microelectronic Devices and Circuits (MOE), Institute of Microelectronics, Peking University; <sup>2</sup> Frontiers Science Center for Nano-optoelectronics, Peking University.
<b>14:00</b>	<b>C7-2</b>	<b>A Micromachined Multimodal Probe Technology for Ischemia Muscle Monitoring</b>



Nov.6	(Invited)	Y. T. Cheng <sup>1*</sup> and Y. S. Chen <sup>2</sup> <sup>1</sup> Microsystems Integration Laboratory, Institute of Electronics Engineering, National Chiao Tung University, HsinChu, Taiwan; <sup>2</sup> Department of Cardiovascular Surgery, National Taiwan University Hospital, Taipei, Taiwan.
14:30	C7-3	<b>Ultrafast pyroelectric infrared photodetector enabled with singlecrystal ferroelectric thin films: design and modeling</b> Xiaoxi Zhao <sup>1</sup> , Guoyuan Li <sup>1</sup> , Changjian Zhou <sup>1*</sup> <sup>1</sup> School of Microelectronics, South China University of Technology.
14:45	C7-4	<b>GAS SENSING CMOS TRANSISTORS BASED ON SOI SUBSTRATE</b> K. Xiao <sup>1</sup> , J. Liu <sup>1</sup> , X. Liu <sup>1</sup> and J. Wan <sup>1*</sup> <sup>1</sup> State key lab of ASIC and System, School of Information Science and Engineering, Fudan University, Shanghai, China .
15:00	C7-5	<b>A High Sensitivity Biosensor Based On Vertically Stacked Silicon Nanosheet-FET</b> Fei-Chen Liu, Cong Li*, Jia-Min Guo, Hao-Feng Jiang, Hai-Long You, Yi-Qi Zhuang School of Microelectronics, Xidian University.
15:15	C7-6	<b>An Acceleration Technology in CMOS Image Sensor Readout Circuit</b> Su-ChangXu, Guo-Zhongjie*, Li-Chen, Liu-Shen, Cao-Xitao, Han-Xiao School of Automation and Information Engineering, Xi'an University of Technology.

## Session D7 Memory Technology (ROOM D)

**Session Chair:** Prof. Jiang Anquan (Fudan University, China)

13:30	D7-1	<b>Electric induced magnetization switching in all oxide structure and single metallic layer</b> Jingsheng Chen Department of Materials Science and Engineering, National University of Singapore.
Nov.6	(Invited)	
14:00	D7-2	<b>Chalcogenides and their applications to advanced phase-change-devices toward future IoT era</b> You Yin*, Wataru Matsushashi, Koji Niiyama, Dai Nishijo, and Keita Sawao Division of Electronics and Informatics, Gunma University.
Nov.6	(Invited)	
14:30	D7-3	<b>Impacts of Lateral Charge Migration on Data Retention and Read Disturb in 3D Charge-trap NAND Flash Memory</b> Xueyang Peng, Fei Wang, Yachen Kong, Menghua Jia, Xuepeng Zhan, Yuan Li, Jiezhai Chen* School of Information Science and Engineering, Shandong University.
Nov.6		
14:45	D7-4	<b>Modified Dropout and Maxout based on the MNN for improving accuracy</b> Chao Wang <sup>1</sup> , Xiaojing Zha, Yinshui Xia* Faculty of Electrical Engineering and Computer Science, Ningbo University.
Nov.6		
15:00	D7-5	<b>Impact of back-gate bias on single event upset in monolithic 3-D integrated 6T SRAM based on a 22 nm FD-SOI technology</b> Jun-Jun Zhang <sup>1,2,3</sup> , Fan-Yu Liu <sup>1,3*</sup> , Bo Li <sup>1,3</sup> , Yang Huang <sup>1,2,3</sup> , Jin-Xing Cheng <sup>4</sup> , Ying Gao <sup>4</sup> , Can Yang <sup>1,3</sup> , Xiao-Hui Su <sup>1,3</sup> , Guo-Qing Wang <sup>1,3</sup> , Jia-Jun Luo <sup>1,3</sup> and Zheng-Sheng Han <sup>1,3</sup>
Nov.6		



<sup>1</sup>Institute of Microelectronics, Chinese Academy of Sciences; <sup>2</sup>University of Chinese Academy of Sciences; <sup>3</sup>Key Laboratory of Silicon Device and Technology, Chinese Academy of Sciences; <sup>4</sup>Beijing High Technique Institute.

15:15	D7-6	<b>A Novel Page-Forming Scheme with Ultra-Low Bit-Error-Rate and High Reliability on a 1Mb RRAM Chip</b>
Nov.6		Junyi Wang <sup>1</sup> , Liyang Pan <sup>1,2,*</sup> , Bin Gao <sup>1,2,*</sup> , Dabin Wu <sup>1</sup> , Jianshi Tang <sup>1,2</sup> , Huaqiang Wu <sup>1,2,*</sup> , He Qian <sup>1,2</sup> <sup>1</sup> Institute of Microelectronics, Beijing Innovation Center for Future Chips (ICFC), Tsinghua University; <sup>2</sup> Beijing National Research Center for Information Science and Technology, Tsinghua University.
15:30	D7-7	<b>A Novel Neural Network with Digital Synaptic Weights Based on 3D NAND Flash Array</b>
Nov.6		Xinhe Wang, Bin Gao*, Jianshi Tang, He Qian Institute of Microelectronics, Beijing Innovation Center for Future Chips (ICFC), Tsinghua University.

## Session A8 EDA 2 (ROOM A)

**Session Chair:** Prof. Xing Zhou (Nanyang Technological University, Singapore)

15:45	A8-1	<b>Deflated Restarting of Exponential Integrator Method for Efficient Transient Circuit Simulation</b>
Nov.6	(Invited)	Meng Zhang, Jiaxin Li, Quan Chen <sup>1</sup> Southern University of Science and Technology; <sup>2</sup> Southern University of Science and Technology; <sup>3</sup> Southern University of Science and Technology.
16:15	A8-2	<b>Advanced Circuit Verification for Robust Design</b>
Nov.6	(Invited)	Antony Fan, Joddy Wang, Vladimir Aptekar Analog and Mixed-Signal Simulation Synopsys Inc.
16:45	A8-3	<b>A Novel LUT Model for FET with Three-input Terminals</b>
Nov.6		Kai Dai, Jian-Ping Hu*, Ze-Qi Chen Faculty of Electrical Engineering and Computer Science, Ningbo University.
17:00	A8-4	<b>A Statistical Analysis Method for Reliability Data of Aerospace Components Based on Association Rules</b>
Nov.6		Chengzhi Jiang*, Xiaoming Fan China Academy of Space Technology.
17:15	A8-5	<b>Automatic design of analog integrated circuit based on multi-objective optimization</b>
Nov.6		Wei Mao, Jia-Hao Wei, Jing Wan* State key lab of ASIC and System, School of Information Science and Engineering, Fudan University.
17:30	A8-6	<b>New Bidirectional Fast BDD Dynamic Reordering Algorithm</b>
Nov.6		Juntao Li <sup>1</sup> , Yang Yang <sup>1</sup> , Guanting Huo <sup>1</sup> , Guoyong Huang <sup>2</sup> , Yufeng Jin <sup>*1</sup> <sup>1</sup> Peking University Shenzhen Graduate School; <sup>2</sup> SMIT Group Limited, Shenzhen.
17:45	A8-7	<b>Improved Hierarchical IR Drop Analysis in Homogeneous Circuits</b>
Nov.6		Chengrui Zhang and Pingqiang Zhou

## Session B8 Data Converter 2 (ROOM B)

**Session Chair:** Fan Ye (Fudan University, China)

15:45 Nov.6	B8-1	<b>A High Linearity T&amp;H circuit for 1GHz Pipeline ADC in 65nm CMOS</b> H.J. Wu <sup>1</sup> , Y. P. Zeng <sup>2</sup> , X. L. Xing <sup>1</sup> , N. Lin <sup>1</sup> , and Q. Li <sup>3*</sup> <sup>1</sup> Fudan Microelectronics Co., Ltd, Shanghai, China; <sup>2</sup> No.58, China Electronic Technology Group Corporation, Wuxi, China; <sup>3</sup> Shanghai Fudan Microelectronic Co.Ltd
16:00 Nov.6	B8-2	<b>A VCO-Based Continuous Time Delta-sigma ADC with An Alternative Feedforward Scheme VCO</b> Mengying Hu, Yuekang Guo, Jing Jin* Center for Analog/RF Integrated Circuits (CARFIC), Department of Micro/Nano Electronics, Shanghai Jiao Tong University
16:15 Nov.6	B8-3	<b>A 10-bit 60MHz-BW Continuous-Time Delta-Sigma ADC for wireless applications in 40nm CMOS</b> Ze Wang <sup>1</sup> , Xinpeng Xing <sup>1*</sup> , Xueqian Shang <sup>1</sup> , Yi Ke <sup>2</sup> and Zhihua Wang <sup>1</sup> <sup>1</sup> Tsinghua Shenzhen International Graduate School; <sup>2</sup> Silicon Integrated Co. Ltd
16:30 Nov.6	B8-4	<b>A Fast Settling Low Noise Ring Amplifier for High Speed Pipelined SAR ADCs</b> Longbo Fan, Bingbing Ma, Na Yan*, Yun Yin, Hongtao Xu State Key Laboratory of ASIC & System, Fudan University.
16:45 Nov.6	B8-5	<b>A Multi-Channel 12 bit, 100Ksps 0.35um CMOS ADC IP core for Security SoC</b> Byambajav Ragchaa <sup>1</sup> , Liji Wu <sup>1*</sup> , Xiangmin Zhang <sup>2</sup> , Honghao Chu <sup>3</sup> <sup>2</sup> Tsinghua National Laboratory for Information Science and Technology; Institute of Microelectronics, Tsinghua University
17:00 Nov.6	B8-6	<b>Design of The Delta-Sigma Digital-to-Analog Converter For High-Resolution Micro-Nano Satellite Applications</b> Zhiqiang Gao <sup>1*</sup> , Bo Luan <sup>1</sup> , Shuai Lin <sup>1</sup> , Tengfei Li <sup>1</sup> , and Jing Xu <sup>2*</sup> <sup>1</sup> Department of Microelectronics, Harbin Institute of Technology, Harbin, China; <sup>2</sup> The 13th research institute of China electronics technology corporation, Shijiazhuang, China
17:15 Nov.6	B8-7	<b>A Digital Synthesizable Full Common-mode Input Range Dynamic Voltage Comparator</b> Min Li*, Jue Wang, Xu Cheng, Jun Han, Xiaoyang Zeng State Key Laboratory of ASIC and System, Fudan University

## Session C8 Device Simulation and Modeling (ROOM C)

**Session Chair:** Xiaoyan Liu (Peking U)

15:45 Nov.6	C8-1 (Invited)	<b>New Method for Variability and Reliability-aware Device-Circuit Co-Design</b> Xiaoyan Liu <sup>1,2*</sup> , Wangyong Chen, LinLin Cai, Gang Du, Xing Zhang <sup>1</sup> Institute of Microelectronics, Peking University, Beijing, China; <sup>2</sup> Beijing Engineering Research Center of Active Matrix Display, China
----------------	-------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

16:15	C8-2	<b>Impacts of Poly-Si Channel on Cell Variations in Vertical Scaled Charge-trap (CT) 3D NAND Flash Memory</b>
Nov.6		Fei Wang, Xuepeng Zhan, Yuan Li, Jiezhi Chen* School of Information Science and Engineering (ISE), Shandong University.
16:30	C8-3	<b>Mathematic and Numerical analysis of Droplet-based Electricity Generator</b>
Nov.6		Cui Wang <sup>1</sup> , Antoine Riaud <sup>1*</sup> <sup>1</sup> Department of Microelectronics, Fudan University.
16:45	C8-4	<b>A Novel High-Performance Bipolar GaN Diode Realized by Broadened Quantum Well and Three-Dimensional Carrier Sea</b>
Nov.6		Zheng Wang, Chao Chen, Shengji Wang, Liang Li, Yuanzhe Yao* School of Information and Software Engineering, University of Electronic Science and Technology of China.
17:00	C8-5	<b>A Novel Enhancement-Type GaN HEMT with High Power Transmission Capability Using Extended Quantum Well Channel</b>
Nov.6		Zheng Wang, Chengyu Che, Shengji Wang, Chao Chen, Zirui Wang, Yuanzhe Yao* School of Information and Software Engineering, University of Electronic Science and Technology of China.
17:15	C8-6	<b>Evaluation of Total Ionizing Dose Induced SER Variation Using Novel Transistor Degradation Model</b>
Nov.6		Jin-Jin Shao <sup>1</sup> , Rui-Qiang Song <sup>1*</sup> , Xiao-Yu Zhang <sup>1</sup> College of Computer, National University of Defense Technology.
17:30	C8-7	<b>An Ultra-Low Gate Charge Shield Gate MOSFET with Pinch-Off Region and Schottky Contact</b>
Nov.6		Ruidi Wang, Wenyang Bai, Ming Qiao*, Zhixuan Li, Zhengkang Wang, Bo Zhang State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China.

## Session D8 Device Simulation and Modeling (ROOM D)

**Session Chair:** Dr. Rui Yin (National IC Innovation Center, China)

15:45	D8-1	<b>Electrothermal Model Parameters Extraction and Evaluation Based on BSIM-CMG for 7-nm Nanosheet Gate-All-Around Transistor</b>
Nov.6		Ren-Hua Liu, Si-Qi Yang, Xiao-Jin Li*, Ya-Bin Sun, Yan-Ling Shi Shanghai Key Laboratory of Multidimensional Information Processing and the Department of Electrical Engineering, East China Normal University
16:00	D8-2	<b>An Efficient PWL Memristor Model Towards Circuit Design</b>
Nov.6		Yufei Zhang, Zhiwei Li, Changlin Chen* College of Electronic Science and Technology, National University of Defense Technology.
16:15	D8-3	<b>Characterization Simulation of a Bulk MOSFET in Steady-State with SIPG Method</b>
Nov.6		Jun-Yan Zhu <sup>13</sup> , Chen Song <sup>2*</sup> , Vincent Heuveline <sup>2</sup> , Bo Li <sup>1</sup> , Bin-Hong Li <sup>1</sup> , Zheng-Sheng Han <sup>13**</sup> , Xin-Yu Liu <sup>13</sup>

<sup>1</sup>Institute of Microelectronics of the Chinese Academy of Sciences; <sup>2</sup>Heidelberg University; <sup>3</sup>University of Chinese Academy of Sciences.

16:30	D8-4	<b>RC Tightened Corner Test structure Design and Silicon Characterization in FinFET Technology</b> Lijie Sun <sup>1*</sup> , Zhen Zhou <sup>2</sup> , Mengying Zhang <sup>1</sup> , Guangxing Wan <sup>1</sup> , Waisum Wong <sup>1</sup> , Xiaojin Li <sup>2</sup> , Yabin Sun <sup>2</sup> , Yanling Shi <sup>2</sup> <sup>1</sup> Department of COT Design, Hisilicon Corporation, Shanghai; <sup>2</sup> School of Communication& Electronic Engineering, East China Normal University.
Nov.6		
16:45	D8-5	<b>Switching characteristics and simulated iodine vacancies distribution of halide perovskite RRAM</b> Yu-Han Sun, <sup>1</sup> Yang Huang, <sup>1</sup> Ling-Zhi Tang, <sup>1</sup> Chen Wang, <sup>1*</sup> <sup>1</sup> School of Microelectronics, Dalian University of Technology.
Nov.6		
17:00	D8-6	<b>RF GaN Device Model Survey and Model Parameter Extraction Flows</b> Raj Sodhi, Roberto Tinti, Mark Dunn, Ma Long* PathWave Design Solutions (PSS), Keysight Technologies Inc.
Nov.6		

### Session Poster Session III circuit design

**Session Chair:** Prof. Ngai Wong (The University of Hong Kong, Hong Kong SAR/China)

18:00	P3-1	<b>A 100MS/s Linear Gain-Boosted Capacitively Degenerated Dynamic Amplifier for Pipelined ADCs</b> Ziwei Li, Wenbin He, Yan Wang, Fan Ye* and Junyan Ren State Key Laboratory of ASIC and System Fudan University, Shanghai, China
Nov.6		
18:05	P3-2	<b>An Energy-Efficient Dynamic Comparator with Push-Pull Cross-Coupled Pre-Amplifier for SAR ADCs</b> Ziwei Li, Wenbin He, Chenhui Zhou, Fan Ye* and Junyan Ren State Key Laboratory of ASIC and System Fudan University, Shanghai, China
Nov.6		
18:10	P3-3	<b>A CMOS Readout Circuit with Low Detection Limit and High Linearity for Perovskite-based Direct X-ray Detector</b> Hao Li <sup>1</sup> , Guang-Da Niu <sup>1,2</sup> , Zheng Nie <sup>1</sup> , Jiang Tang <sup>1,2</sup> , Dong-Sheng Liu <sup>1,2*</sup> <sup>1</sup> School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China; <sup>2</sup> Wuhan National Laboratory for Optoelectronics, Huazhong University of Science and Technology, Wuhan, China
Nov.6		
18:15	P3-4	<b>A Low-Pass Sense and Control Circuit for Switching Amplifier in Wideband Hybrid Envelope Tracking Supply Modulator</b> Xueli Zhang, Peng Xu, Zhiliang Hong* State Key Laboratory of ASIC & System, Fudan University, Shanghai, China
Nov.6		
18:20	P3-5	<b>A 187-pW 51-ppm/°C Self-Adjusting Voltage Reference Circuit</b> Mingwei Zhu <sup>1,2</sup> , Kaixuan Du <sup>1,2</sup> , Tianqiao Wu <sup>1,2</sup> , Changwu Song <sup>1,2</sup> and Le Ye <sup>2,3*</sup> <sup>1</sup> School of Electronics and Information Engineering, Anhui University, Hefei, 230601, China; <sup>2</sup> Key Laboratory of Microelectronic Devices and Circuits (MOE)Institute of Microelectronics, Peking university, Beijing, China; <sup>3</sup> Information Technology Institute, Peking University, Tianjin Binhai, China
Nov.6		

18:25	P3-6	<b>A 0.9V All Digital Synthesizable OPAMP with Boosted Gain and Widened Common Mode Input Range</b>
Nov.6		Yiren Liu, Baijie Zhang*, Xu Cheng, Jun Han, Xiaoyang Zeng State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
18:30	P3-7	<b>Equivalent quantization correction technique for Pipelined SAR ADC</b>
Nov.6		Ting Sun <sup>1</sup> , Qi Yu <sup>1</sup> , Yuyu Lin <sup>1</sup> , Chengze Li <sup>1</sup> , Jing Li <sup>1</sup> *, Ning Ning <sup>1</sup> <sup>1</sup> State Key Lab of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China
18:35	P3-8	<b>A Low Power, wide-band input buffer for 12bit 1GS/s ADC</b>
Nov.6		Wenbin He, Ziwei Li, Fan Ye*, Junyan Ren State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
18:40	P3-9	<b>A Low Power Residue Amplifier using Incomplete Settled Differential Flipped Voltage Follower</b>
Nov.6		Wenbin He, Ziwei Li, Min Chen, Fan Ye*, Junyan Ren State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
18:45	P3-10	<b>A 20MS/s 12b 737.76μW SAR ADC in 0.18μm CMOS</b>
Nov.6		Yu-Ping Guo <sup>1</sup> , Jia-Qi Jiang <sup>2</sup> , Ning Ding <sup>2</sup> , Yu-Chun Chang <sup>1</sup> * <sup>1</sup> State Key Laboratory on Integrated Optoelectronics, College of Electronic Science and Engineering, Jilin University, Changchun, China; <sup>2</sup> School of Microelectronics, Dalian University of Technology, Dalian, China.
18:50	P3-11	<b>An Inductor-Less Highly Linear LNA with Noise Cancelling and Current Reusing for 3-5 GHz Low-Power UWB Receivers</b>
Nov.6		Wenli Shen <sup>1</sup> , Pengyu Liu <sup>1,2</sup> , Sheng Zhang <sup>1,2</sup> * <sup>1</sup> Shenzhen International Graduate School, Tsinghua University, Shenzhen, China; <sup>2</sup> Institute of Microelectronics, Tsinghua University, Beijing, China
18:55	P3-12	<b>A 4Gbps DPPM On-chip Serial Link Based on Pipelined Vernier-TDC</b>
Nov.6		Jinhao Li <sup>1</sup> , Chong Qu <sup>2</sup> , Fan Wu <sup>2</sup> , Jianfei Jiang <sup>1</sup> * <sup>1</sup> Department of Microelectronics and Nanoscience, Shanghai Jiao Tong University, Shanghai, China; <sup>2</sup> China Shipbuilding Industry Corporation 711 Research Institute, Shanghai, China
19:00	P3-13	<b>A 2.4GHz OOK Power Programmable CMOS RF Power Amplifier</b>
Nov.6		Li-han Cui, He-Jia Cai, Tao Wang, Zhi-Liang Hong* State Key Laboratory of ASIC & System, Fudan University, Shanghai, China
19:05	P3-14	<b>A Dual-mode Digital Power Amplifier for 2.4GHz and 5GHz with 40.6dB Third-harmonic Suppression Ratio</b>
Nov.6		Li-Han Cui*, He-Jia Cai, Tao Wang State Key Laboratory of ASIC & System, Fudan University, Shanghai, China
19:10	P3-15	<b>A Low-Power Compact Inductor-less RF Front-end for Sub-1GHz IoT Applications</b>
Nov.6		Jing-Ye Zhang, Miao-Xing Xie *, Ren-Hua Liu, Ya-Bin Sun, Xiao-Jin Li, Shao-Hui Xu, Yan-Ling Shi

Shanghai Key Laboratory of Multidimensional Information Processing and the Department of Electrical Engineering, East China Normal University, Shanghai, China

19:15	P3-16	<b>A 28GHz 6-bit Two-stage Vector-sum Phase Shifter with Low RMS Error for 5G Mobile Communication</b> Xingyu Qi <sup>1</sup> , Shuyu Liu <sup>1</sup> , Zongyuan Zheng <sup>1</sup> , Bo Wang <sup>1*</sup> , Xing Zhang <sup>2</sup> <sup>1</sup> The Key Lab of Integrated Microsystems, Peking University Shenzhen Graduate School, Shenzhen 518055, China; <sup>2</sup> School of Electronics Engineering and Computer Science, Peking University, Beijing, China
Nov.6		
19:20	P3-17	<b>A Low-power VCO with Switch Current Source and Pseudo CML Frequency Divider for Bluetooth 5.0 Applications</b> Zirui Jin <sup>1</sup> , Dongsheng Liu <sup>1*</sup> , Ang Hu <sup>1</sup> , Mingyang Gong <sup>2</sup> <sup>1</sup> School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan, China; <sup>2</sup> Wuhan Runjet Electronic Technology Co., Ltd., Wuhan, China
Nov.6		
19:25	P3-18	<b>A decimation filter for Sigma delta modulator in FMCW radar transceiver and the design methodology</b> Yue Lin <sup>1*</sup> , Jian Xu <sup>1</sup> , LinYing Dai <sup>2</sup> <sup>1</sup> ICLegend Micro Co.,Ltd., Shanghai, China; <sup>2</sup> State Key Laboratory of ASIC and System, Fudan University, Shanghai, China
Nov.6		
19:30	P3-19	<b>A Fast-Locking Near-Threshold All-Digital SARDLL</b> Tailong Xu, Sheng Zhang, Xueyou Hu* Department of Electronic Information Engineering, College of Advanced Manufacture Engineering, Hefei
Nov.6		
19:35	P3-20	<b>Design of A Wide-Range PLL Based on Dual VCO Technique for Sub-1G IoT Application</b> Ming Wang <sup>1</sup> , Miao-Xing Xie <sup>1*</sup> , Xiang-Long Li <sup>1</sup> , Ya-Bin Sun <sup>1</sup> , Xiao-Jin Li <sup>1</sup> , Yan-Fang Ding <sup>1</sup> , Yan-Ling Shi <sup>1</sup> <sup>1</sup> Shanghai Key Laboratory of Multidimensional Information Processing and the Department of Electrical Engineering, East China Normal University, Shanghai, China
Nov.6		
19:40	P3-21	<b>A 23-30.8GHz All-digital Phase-Locked Loop for 5G Communication System</b> Jieyang Li, Ting Yi*, Zhiliang Hong State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University Room 245, Microelectronic Building, NO. 825 Zhangheng Rd, Pudong District, Shanghai, China
Nov.6		
19:45	P3-22	<b>A Mesh-based Self-adaptive NoC with Low-latency Reconfigurable Ring Clusters</b> Zhiheng Fan <sup>1*</sup> , Jianwei Yang <sup>2</sup> , Jun Han <sup>3*</sup> , Xiaoyang Zeng <sup>4</sup> , Xu Cheng <sup>5</sup> Department of Microelectronics, Fudan University, Shanghai, China
Nov.6		
19:50	P3-23	<b>Multi-parameter Timing Optimization for Pulsed-Latch Circuits</b> Xiao Di, Wai-Shing Luk*, Lingli Wang State Key Laboratory of ASIC & System, Fudan University, Shanghai, China
Nov.6		
19:55	P3-24	<b>Charge-plasma Based Negative Capacitance Junctionless Transistor With Sub-60mV/dec Subthreshold Swing and High Ion/Ioff Ratio</b> Long-Fei Li <sup>1</sup> , Hung-Chih Chin <sup>2</sup> , Lining Zhang <sup>1</sup> , Xinnan Lin <sup>1*</sup>
Nov.6		

<sup>1</sup>The Shenzhen Key Lab of Advanced Electron Device and Integration, ECE, PKUSZ, Shenzhen, China; <sup>2</sup>Semiconductor Manufacturing International (Shenzhen) Corporation, Shenzhen, P.R.China

20:00 Nov.6	P3-25	<b>Design and Comparison of FIR Filter Based on DSP Builder and HDL Coder</b> Qin Huang, Zilin Wang* School of Software and Microelectronics, Peking University, Beijing, China
20:05 Nov.6	P3-26	<b>Net-distribution-based Routability Optimization In Global Placement</b> Dingcheng Li <sup>1</sup> , Cong Li <sup>*1</sup> , Likang Tao <sup>1</sup> , Yiqi Zhuang <sup>1</sup> , and Gengjie Chen <sup>2</sup> <sup>1</sup> School of Microelectronics, Xidian University, Xi'an, China; <sup>2</sup> Shenzhen Giga Design Automation Co., Ltd

## Paper Code Index Table

PID	SID
K1-1	K1-1
K1-2	K1-2
K2-1	K2-1
K2-2	K2-2
K3-1	K3-1
K3-2	K3-2
S0945	P2-19
S0946	A5-3
S0947	B8-6
S0949	D5-2
S0950	P1-12
S0951	B7-2
S0956	E5-1
S0958	B6-1
S0959	P2-20
S0960	B8-1
S0961	A7-1
S0962	D6-1
S0964	E1-4
S0965	B1-1
S0966	P2-21
S0967	P3-19
S0968	D1-3
S0969	P1-32
S0970	P2-8
S0971	C1-1
S0972	P2-11
S0973	B4-6
S0974	A3-1
S0976	D6-3
S0977	A4-2
S0978	C3-1
S0980	P1-26
S0981	E5-2
S0982	P2-25
S0983	E3-3
S0984	P1-1
S0985	P2-12
S0986	D4-1
S0988	D1-4

PID	SID
S0989	D6-2
S0990	B7-6
S0991	A6-1
S0992	P3-11
S0993	C1-2
S0994	D5-1
S0995	A1-3
S0997	B8-5
S0998	P1-16
S0999	P2-13
S1002	P1-22
S1003	B3-7
S1004	P2-22
S1008	P2-23
S1009	D6-4
S1010	E4-3
S1011	A8-6
S1012	P3-20
S1014	P1-10
S1015	C3-3
S1016	P1-27
S1017	D2-2
S1019	P1-23
S1020	P2-9
S1021	B3-6
S1022	D5-3
S1025	P3-22
S1026	A4-3
S1028	P1-24
S1029	C3-4
S1031	E4-4
S1032	P1-28
S1033	C3-2
S1036	P3-12
S1038	B2-2
S1040	C3-5
S1041	C7-3
S1042	D6-5
S1044	A3-3
S1045	A8-4

PID	SID
S1046	C7-4
S1048	P2-10
S1052	D5-4
S1056	P1-13
S1057	C4-4
S1058	D6-6
S1059	C8-2
S1060	E4-1
S1061	E3-4
S1062	D4-4
S1063	B5-4
S1064	B2-3
S1065	A1-1
S1066	D4-5
S1067	A1-2
S1068	B6-2
S1069	D5-5
S1070	A1-5
S1071	A8-5
S1072	P1-33
S1074	A2-3
S1077	A5-4
S1078	P2-1
S1080	A5-2
S1081	A4-4
S1082	P3-23
S1084	A2-4
S1085	P1-34
S1086	A8-7
S1087	P1-5
S1088	C4-1
S1090	C8-3
S1091	P3-21
S1092	A2-5
S1093	E5-3
S1095	B1-3
S1096	D1-5
S1097	E4-2
S1098	A6-6
S1099	C1-4

PID	SID
S1100	P1-2
S1101	P2-2
S1103	B8-4
S1104	D5-6
S1105	C8-4
S1106	C1-3
S1107	B2-4
S1108	B3-1
S1109	P3-24
S1110	B2-7
S1111	D1-6
S1112	C7-5
S1113	P2-24
S1115	A8-3
S1116	D3-4
S1117	B7-4
S1118	P1-35
S1119	D7-1
S1120	E5-4
S1121	C4-5
S1122	C8-5
S1123	E1-1
S1127	D5-7
S1128	P3-13
S1129	P3-14
S1130	P3-15
S1131	P3-1
S1132	P3-2
S1133	A6-2
S1134	C8-6
S1135	B7-7
S1136	A7-3
S1137	B6-3
S1138	B1-6
S1139	P3-3
S1141	B1-4
S1143	P1-3
S1144	E3-1
S1145	D6-7
S1146	B4-5



PID	SID
S1147	P3-4
S1148	P1-29
S1149	A4-6
S1150	B3-3
S1151	C2-1
S1153	C2-4
S1154	D5-8
S1155	C7-6
S1156	A7-4
S1157	E2-2
S1163	P3-5
S1164	B3-2
S1165	P2-14
S1166	C2-2
S1167	P1-30
S1168	C4-2
S1169	A1-6
S1170	P1-6
S1171	P3-25
S1172	A4-7
S1173	A3-5
S1174	P3-7
S1175	B8-3
S1176	B7-5
S1177	P2-3
S1178	P2-4
S1179	D7-3
S1180	B6-4
S1181	B2-1
S1182	A2-6
S1183	P1-20
S1184	P1-4
S1185	B5-3
S1186	C6-3
S1187	P2-5
S1188	P3-8
S1189	P3-9
S1190	C8-7
S1193	B4-1
S1194	A4-5
S1195	P3-10

PID	SID
S1196	P2-6
S1197	D7-4
S1198	P3-16
S1199	B7-3
S1200	D4-2
S1201	B3-5
S1202	B4-4
S1203	B4-3
S1204	B8-2
S1205	A1-4
S1206	P3-17
S1207	A3-6
S1208	P3-26
S1209	C4-3
S1210	A3-7
S1211	D4-3
S1213	P3-6
S1214	B3-4
S1215	A3-4
S1217	B2-6
S1218	D8-1
S1219	B8-7
S1220	E3-2
S1221	A2-2
S1222	A5-5
S1223	D7-2
S1224	P2-7
S1225	C5-1
S1226	A5-6
S1227	A5-7
S1231	D2-6
S1232	C6-1
S1233	A2-1
S1234	B7-1
S1235	P1-14
S1236	C2-3
S1237	B2-5
S1238	D2-3
S1239	P2-15
S1240	B5-2

PID	SID
S1241	B1-5
S1242	D7-5
S1243	P1-17
S1244	C6-4
S1245	A8-2
S1246	C6-2
S1247	D1-1
S1248	A6-5
S1249	D8-2
S1250	A6-3
S1251	A6-4
S1253	P1-31
S1254	A7-5
S1255	D8-3
S1256	C2-5
S1257	D1-2
S1258	A7-6
S1259	D8-4
S1260	C5-3
S1261	A8-1
S1262	D2-4
S1263	C7-1
S1264	D7-6
S1265	B1-2
S1266	D7-7
S1267	C6-5
S1268	D8-5
S1269	C6-6
S1270	P1-18
S1271	P1-7
S1273	C6-7
S1274	P1-15
S1275	P1-8
S1276	P1-11
S1277	D2-5
S1280	P1-9
S1281	A5-1
S1282	E1-3
S1283	D3-5
S1284	P1-21
S1285	A5-8

PID	SID
S1286	P2-16
S1287	A7-2
S1289	D2-1
S1290	A2-7
S1291	B1-7
S1292	A4-1
S1293	C7-2
S1294	D3-1
S1295	D3-2
S1296	D8-6
S1297	P2-17
S1298	P2-18
S1300	B5-1
S1301	P1-25
S1302	P1-19
S1303	D3-3
S1304	C2-6
S1308	P3-18
S1309	C5-2
S1314	C4-6
S1317	B4-2
S1318	E2-1
S1319	E1-2
S1322	E2-3
S1324	E2-4
S1327	A3-2
S1331	C8-1





